H04L 27/26,

(51) Int. Ct.6: H04L 27/00,

H04B 1/713, H04L 27/10

EUROPEAN PATENT APPLICATION

(12)

(43) Date of publication:

18.06.1997 Bulletin 1997/25

(21) Application number: 96120002.9

(22) Date of filing: 12.12.1996

(84) Designated Contracting States: DE FI FR NL SE

Chiltushino-shi, Fukuoka 818 (JP)

lgata, Yuji

Hasako, Satoshi

12.12.1995 JP 322967/95 (30) Priority: 12.12.1995 JP 322957/95 12.07.1996 JP 183000/96 22.11.1996 JP 311132/96 11.01.1996 JP 2838/96

Izuka-shi, Fukuoka 820 (JP) Ilzuka-shi, Fukuoka 820 (JP)

Maki, Masahtro

Kishimoto, Michinori

lizuka-shi, Fukuoka 820 (JP)

Applicant: MATSUSHITA ELECTRIC INDUSTRIAL Kadoma-shi, Osaka-tu, 571 (JP) Ē

Kaho-gun, Fukuoka 820-03 (JP) Koga, Sholchi Inventors: 8


Representative: Grûnecker, Kinkeldey, Stockmair & Schwanhäusser Maximilianstrasse 58 80538 München (DE) Anwaltssozietät 3

Digital Communication Apparatus ð

selected according to the usage of channels. When a transmission line, (i) a signal processing unit supplies the spectrum intensity values of carrier frequencies, (ii) is made by using an FH or MFSK mode as suitably a channel detection unit controls the phase of a time slot based on the spectrum intensity values, selects the MFSK or FH modulation mode, and supplies reception code data corresponding to detected carrier frequen-A highly reliable and high-speed data transmis reception signal is entered into a receiver through

des, and (iii) a decoder supplies reception information data based on the reception code data. When transmiscoding unit supplies, according to the selected modulation mode, transmission code data based on the transmission information data, (ii) a channel generation unit supplies, based on the transmission code data, carrier frequencies to be used and (iii) a waveform generation unit supplies a transmission signal to a transmission line. sion information data are entered into a transmitter, (I) E

PIG. 70



Printed by Rank Xerox (UK) Bushess Services

EP 0 779 726 A2

Description

Background of the Invention

In the communication field, a spread-spectrum communication technique is suitable for a high-speed data transmission in the environment where the channel characteristics such as multipath fading undergo a considerable dynamic The present invention relates to a digital communication apparatus.

mission, while the FH system is advantageous in view of channel capacity and communication reliability. Examples of munication is made while the carrier frequency is being switched in a short period of time, is considerably increased in Typical examples of spread-spectrum communication technique include a direct spread (DS) system and a frequency hopping (FH) system. The DS system is advantageous in view of small circuit size and high-speed data transthe FH system include a high-speed FH system and a low-speed FH system. The high-speed FH system in which comhardware size as compared with the low-speed FH system, but is advantageous in view of reliability against multipath Examples of a primary modulation in the FH system include a frequency shift keying (FSK) modulation, a phase shift keying (PSK) modulation and the like. In view of simplicity in circuit configuration requiring no phase control, the FSK modulation is relatively often used.

According to an arrangement of an FH digital communication apparatus of prior art, the transmission throughpul per channel, even for one-channel communication, is the same as that in communication using a plurality of channels 8

(DFT), it is required that the DFT coeration interval is accurately in synchronism with the time slot. This has hitherto According to another arrangement of the FH digital communication apparatus of prior art, carrier frequency wave forms are synthesized by a PLL synthesizer in the transmitter. This makes it difficult to switch the carrier frequency at a high speed of the order of micro second. Thus, such an arrangement is not suitable for the high-speed FH system. Fur-ther, the receiver requires, at its envelop line detector unit, analog band-pass filters having sharp amplitude character. istics in number equal to the number of carrier frequencies. This results in an increase in hardware. To achieve the highspeed FH system, it would be proposed that both the generation of waveforms and the detection of frequencies are conducted by a digital signal process. However, this disadvantageously excessively increases the frequency of a sampling clock for a digital signal process. On the other hand, when detecting frequencies using a discrete Fourier transform been difficult.

quencies, M being an integer not less than 4. According to D.J.Goodman et al., "Frequency-Hopped Multilevel FSK for Mobile Radio", Bell System Technical Journal, Vol. 59, No. 7, pp. 1257-1275, September 1980, M frequencies (tones) are prepared in a predetermined band according to the high-speed FH system, and a unique code is assigned to each user on a time-frequency matrix. However, a high sampling rate is required in the DFT process, making it practically dif-There is known a digital communication apparatus using a code multiplaxing MFSK modulation using M carrier freficult to achieve the hardware.

maximum likelihood word cannot be determined. Further, in an operation mode according to the FH mode, too, when a plurality of words are calculated by a majority judgment, the maximum likelihood word can neither be determined. There is now considered a digital communication apparatus of the mode changeover type arranged to make a frequency matitplex communication with either the MFSK or FH mode selected according to multiplicity. However, when the transmitter is not provided with a data acrambling function and the appearance probability of transmission data is uneven, the spectra of a transmission signal are also uneven. Further, when specific frequency components appea raity of reception signals are detected under the influence of noise, a spurious resporase or the like. In such a case, the continuously, timing extraction becomes difficult in the receiver. This lengthens the time required for pulling into synchronism. Further, in the receiver, there are instances where, in an operation mode according to the MFSK mode, a plu \$ \$

while the other is based on the premise of an asynchronous system (a code multiplexing system providing a chip syn-chronism between users, but not providing a frame synchronism between users). Both methods are based on a Reed-Solomon code. However, under the influence of frequency-selective tading, there might occur a miss detection (dele-In G. Einansson, "Address Assignment for a Time-Frequency-Coded, Spread-Spectrum System", Beil System Technical Journal, Vol. 59, No. 7, pp 1241 - 1255, September 1980, two methods are proposed for generating hopping codes from data in a digital FH-MFSK communication system. One is based on the premise of a synchronous system, tion) of all specific frequency components.

Summary of the Invention

8

transmission is made using a multilevel frequency shift keying (MFSK) modulation mode when all the channels become It is an object of the present invention to provide a digital communication apparatus in which a high-speed data

It is another object of the present invention to provide a digital communication apparatus in which a data commu-

P 0 779 778 A2

nication is made according to a high-speed FH mode with no considerable increase in both sampling clock frequency and hardware size even though reception carrier frequencies are detected by a DFT operation unit in the receiver. It is a further object of the present invention to provide a digital communication apparatus in which, using a low sampling-rate DFT processor capable of processor, paring a 1/2 band with of a sub-band, a specific sub-band is modulated according to the MFSK or code multipleading MFSK mode even in the amironment where simultaneous communications are made using a plurality of sub-bands.

It is still another object of the present invention to provide a digital communication apparatus of the mode changeover type capable of randomizing transmission data without use of a scrambler and having maximum likelihood word

It is a still further object of the present invention to provide a digital communication apparatus highly invulnerable to facing such that random hopping codes are exquired.

To achieve the objects above-mentioned, the present invention provides a digital communication apparatus to be quency multiplex communication is made with an MFSK modulation mode selected when N is equal to 1 and with an FH modulation mode selected when N is not less than 2, each of N and M being an integer. More specifically, the digital communication apparatus of the present invention comprises: the following receiver comprising a signal processing unit, a channel detection unit and a decoding unit; and the following transmitter comprising a coding unit, a channel gen-enation unit and a waveform generation unit. In the receiver, the signal processing unit is amanged such that, when a reception signal is entered through a transmission line, there are calculated, for the reception signal, the spectrum intensity values of the M carrier frequencies per time slot, and that the spectrum intensity values thus calculated are supplied to the channel detection unit. The channel detection unit is arranged such that, when the spectrum intensity values are entered from the signal processing unit, channels are detected based on the spectrum intensity values, that the time stor is controlled in phase, that either the MFSK or FH modulation mode is selected and that reception code data for the channels are supplied to the decoding unit. The decoding unit is arranged such that, when reception code data are entered from the channel detection unit, the reception code data are decoded according to the modulation mode selected by the channel detection unit, and that reception information data are supplied. In the transmitter, the coding unit is arranged such that, when transmission information data are entered, the transmission information data are entered, the transmission information data are coded according to the modulation mode selected by the channel detection unit and that transmission code data are supplied to the charnel generation unit. The channel generation unit is arranged to assign channels to the trans-mission code data received from the coding unit, to select carrier frequencies for the charnels and to supply the carrier frequencies thus selected to the waveform generation unit. The waveform generation unit is arranged to supply, as a transmission signal, the signal waveforms of the carrier frequencies selected by the channel generation unit, the transmunication apparatus having the arrangement above-mentioned, the modulation mode can be switched from the FH mode to the MFSK mode and vice versa merely by changing the contents to be processed in the coding and decoding units. This enables the FH or MFSK mode to be used as properly selected according to the usage of channels. This chronization) and in which, using N carrier frequencies out of M carrier frequencies per time slot, an N-channel fremission signal being supplied, in synchronism with the time slot, to the transmission line. According to the digital comused for a communication system in which a plurality of digital communication apparatus share a time slot (network sym achieves an efficient high-speed data transmission without reliability lost.

8

plex communication is made with carrier frequencies out of M carrier frequencies selected, per time slot, for a plurality mitter comprising a frequency selection unit and a waveform generation unit; and the following receiver comprising a carrier frequencies to be used out of the M carrier frequencies per log₂ M bits according to a conversion table. The waveform generation unit is arranged to supply, in synchronism with the time slot, frequency waveforms corresponding to the carrier frequencies to be used, the frequency waveforms being supplied, as a transmission signal, to the transmission line for each period of one time slot T. In the receiver, the down-converter unit is arranged such that a reception signal entered through the transmission line is down-converted in frequency to a low frequency band. The DFT operaunit is arranged to successively execute, per sampling clock period Δt, a discrete Fourier transform (DFT) for a period of the latest one time stot (T = N x Δt) on the signal after down-converted in frequency, thereby to respectively calculate spectrum values I (t) (k = 1, 2, ..., M) for the M carrier frequencies, N being an integer not less than M. The ues I(k) and the candidate carrier frequencies, a synchronizing trigger signal for synchronization with the time slot. The unit is arranged to determine, as reception carrier frequencies, the candidate carrier frequencies at the time of In a digital communication system using another digital communication apparatus according to the present invention, a plurality of digital communication apparatus share a time slot (network synchronization) and a frequency muthdown-converter unit, a DFT operation unit, a threshold judgment unit, a synchronizing signal generation unit, a latch unit threshold judgment unit is arranged to detect, out of the M carrier frequencies, carrier frequencies of which spectrum values I(R) exceed a threshold value, these carrier frequencies being detected as candidate carrier frequencies per sampling clock period Δt. The synchronizing signal generation unit is arranged to generate, based on the spectrum valassertion of the synchronizing trigger signal. The decoder is arranged to supply, based on a conversion table identical of channels, M being an integer not less than 2. This digital communication apparatus comprises; the following transand a decoder. In the transmitter, the frequency selection unit is arranged to determine, for entered transmission data,

8

8

ş

EP 0 779 726 A

with that in the frequency selection unit, log-M-bit reception data for the reception carrier frequencies. According to the digital communication apparatus having the arrangement above-mentioned, a furnsmission signal can be pulled, using the results of a DFT operation, into accurate synchronism with the time stot. Thus, such a highly precise frequency detection suitable for the high-speed FH system achieves a highly reliable data communication with a high frequency-inflinetion afficiency.

The present invention provides a further digital communication apparatus using either an MFSK modulation mode or a code multiladeriay MFSK modulation mode and a code multiladeriay MFSK modulation mode and a code multiladeriay MFSK modulation mode and a code multiladeriay MFSK modulation mode to that a code multiladeriay MFSK modulation that it is a frequency intervals negretarial is arranged such that the M carrier frequencies per sub-band are orthogonally disposed at frequency intervals not less than 2/T in which T is a frequency switching period of time.

To According to the digital communication apparatus having the arrangement above-mantioned, using a low sampling-rate discrete Fourier transform capable of processing a 1/2 band width of a sub-band, frequencies in the sub-band around a specific frequency can be detected even in the environment where simultaneous communications are made using a plurality of sub-bands.

The present invention provides a further digital communication apparatus using either an MFSK modulation mode is on so code multipleating MFSK modulation mode, using M consecutive carrier frequencies randomly selected predeteraturined time interval. Li Mening an imager not less than 4, and this digital communication apparatus is arranged such that the time interval. Li is a value equal to the product of a frequency switching period of time 1 and a positive integer and that the time interval Li is a value equal to the product of a frequency intervals not less than 2/7. According to the digital communication apparatus having the arrangement above-mentioned, using a low sampling-rate discrete Fourier to transform capable of processing a 1/2 band width of a sub-band, frequencies in the sub-band around the desired frequency can be detected even in the environment where simultaneous communications are made using a phurality of sub-bands.

The present invention provides a further digital communication apparatus using either an MFSK modulation mode or a code multipationg MFSK modulation mode, using M carner frequencies per sub-band. M being an trigger not less than 4, and this digital communication appearatus comprises a transmitter and a receiver. The receiver comprises: I diversity branches in which signals received from N points spatially separated from the diversity branches, are respectively down-converted in fequency detection unit formed of M operation units bir respectively branches are respectively converted in fequency detection unit formed of M operation units for respectively calculating the signal levels of the M carner frequency detection unit formed of M operation units is and a timer for controlling the selector to change the base band signal to be assigned to a specific operation units. The more signal in the signal level adducting the signal level adduction appearation in the predetermined period of time. According to the figial communication appearatus having the arrangement above mentioned, signal reception can be made with no fading influence in each of the operation units.

The present invention provides a further digital communication apparatus to be used for a digital communication as system in which a plurality of digital communication apparatus share a time sid and in which a bital-duplex data communication is made using eliment and MFSK modulation mode, and the digital communication apparatus comprises a transmitter and a receiver which stare a single antenna. In his digital communication apparatus, the receiver comprises (first means for storing, as a reterence phase error, a phase error which is present immediately before the communication mode is switched from the reception mode to the transmission mode, and second means for generating, after the reception mode has been switched to the transmission mode, and regenerative synchronizing signal thus generating, after the reception mode has been switched to the transmission mode, a respensible synchronizing signal thus generated control based on the stored reference phase error, and for supplying the regenerative synchronizing signal thus generated to the transmitter. According to the digital communication apparatus having the arrangement above-mentioned, it is possible to maintain a network synchronization at the time when there is made, using the common antenna, a code division multiple accesses (CDMA) as done in an FHAMFSK mode in the same frequency band.

tion mode or an FH modulation mode selected according to multiplicity. M being an integer not less than 2. This digital tional code sequence according to an imput information sequence; the interleaver for supplying an interleave sequence eave sequence; a first switching unit for supplying, according to a switching signal, either the interleave sequence or the FH code sequence as a transmission sequence; and an M-ary independent signal transmitter unit for supplying, per ponent corresponding to the transmission sequence, and (ii) the receiver comprising; an M-ary independent signal The present invention provides a further digital communication apparatus comprising: a transmitter in which a convolutional coder and an interleaver are combined to code transmission data without use of a scrambler; and a receiver in which a majority decoder is used to execute a most likelihood word decoding, in this digital communication apparatus, using M carrier frequencies per time slot, a frequency multiplex communication is made with either an MFSK modulacommunication apparatus comprises (i) the transmitter comprising: the convolutional coder for supplying a convoluaccording to the convolutional code sequence; an FH coder for supplying an FH code sequence according to the intertime stot, a transmission signal containing, out of M mutually independent frequency components, one frequency comreceiver unit for supplying a threshold judgment pattern generated by making a threshold judgment on each of the Inten sity values of M frequency components of a reception signal; an operational mode control circuit for judging the muth 8 8

decoder for supplying an FH decoding pattern according to the threshold judgment pattern, a second switching unit for selecting, according to the switching signal, either the threshold judgment pattern or the FH decoding pattern; the unit; a deinterleaver for supplying a deinterleave sequence according to the majority decoding sequence; and a Viterbi decoder for supplying an information sequence according to the deinterleave sequence. According to the digital communication appearable having the anrangement above-mentioned, both the convolutional coder and the interleaver plicity based on the threshold judgment pattern and for supplying the switching sinal according to the multiplicity; an FH majority decoder for supplying a majority decoding sequence according to the pattern selected by the second switching encode transmission data, causing the transmission data to be randomized without use of a scrambler. This not only equalizes the spectra of a transmission signal, but also reduces the frequency in continuous appearance of specific frequency components. Further, the majority decoder in the receiver makes a majority judgment on each of the bits forming a word, thus determining the most likelihood word. 9

ator (FH coder) comprising the following conversion means and the tollowing operation means. More specifically, the conversion means is arranged to convert a data value x which is an element of a Galois field, into a code w which is a The present invention provides a further digital communication apparatus comprising a frequency hopping genernon-zero element of the Calois field, according to the following conversion equation using a function f:

2

(X) = M

when the number M of values which a data can present, is equal to 2^k (k is a positive integer) and the number Q of the elements of the Galois field is equal to p' (>M) in which p is a prime number and r is a positive integer. The operation means is to arrange to calculate, according to the code w, a hopping code vector γ_V composed of L components using 8

"y = W . "a + i . "B

æ

wherein i is the user identification No, which is an element of the Galois field; α is one of the primitive elements of the Galois field; α is a spread code vector of L components and is equal to $\{1, \alpha, \alpha^2, \dots, \alpha^{-1}\}$ in which L is an integer not less than 2 and not greater than p^{i-1} ; and λ e is a unit vector of L components and is equal to $\{1, 1, \dots, 1\}$. According to the digital communication apparatus having the arrangement above-mentioned, Q is greater than M and the data value x is previously converted into the non-zero code w, based on which the hopping code vector 4y is calculated. 8

Brief Description of the Drawings

Fig. 1 is a block diagram showing an example of the arrangement of a digital communication apparatus according to the present invention; 2

The postering reference of the properties of the posterior of the present included in the present included in the properties of the arrangement of the transmitter in Fig. 1; Fig. 4 is a block diagram showing in detail an example of the arrangement of the receiver in Fig. 1; Fig. 4 is a block diagram showing in detail an example of the arrangement of the cocing unit in the transmitter in Fig. 2.

Fig. 5 shows the contents of the frequency table in the receiver in Fig. 2.

Fig. 6 shows the contents of the frequency table in the receiver in Fig. 3.

Fig. 8 shows the operational trimings at the time when the Fit mode is selected in the circuit in Fig. 4; Fig. 9 shows the operational trimings at the time when the Fit mode is selected in the circuit in Fig. 4; Fig. 9 shows the operational trimings at the time when the Fit mode is selected in the circuit in Fig. 4; Fig. 10 is a view of transition of carrier frequencies to be used in the use and into a circuit in Fig. 4; Fig. 10 is a view of transition of carrier frequencies to be used in the case in Fig. 8; Fig. 11 is an input timing diagram of a DFT process in a phase synctronous state; Fig. 12 is an input timing diagram of a DFT process in a phase synctronous state; Fig. 13 shows the state of carrier frequencies to be used when the FH mode is selected; Fig. 15 is a block diagram showing in detail an example of the arrangement of the time stot signal generation unit in the channel diagram showing a modification of the social unit in Fig. 2; Fig. 15 is a block diagram showing a modification of the social unit in Fig. 2; Fig. 16 shows up-chirp code data in the coding unit in Fig. 17; Fig. 19 shows divention showing a modification of the social unit in Fig. 2.

Fig. 19 shows diventify and calculation of the social unit in Fig. 2.

Fig. 2 is a view of trequency transition of a chirp signal in the amengement in Fig. 27; Fig. 17 and 20; Fig. 22 is a view of trequency transition of a chirp signal in the amengement in Fig. 27.

\$

â

8

8

EP 0 779 726 A2

ä

- 23 is a view illustrating a DFT process on the most significant carrier frequency in the amangements in Figs.
- Thus 24 is a view of a modification of the arrangement in Fig. 5;
 Fig. 25 is a view of a modification of the arrangement in Fig. 6;
 Fig. 25 is a view of a modification of the arrangement in Fig. 18;
 Fig. 25 is a view of a modification of the arrangement in Fig. 18;
 Fig. 28 is a blook diagram showing an example of the arrangement of the digital communication appearatus according to the present invention;
- Fig. 29 shows a correspondence of 4-bit data to carrier frequencies in the frequency selection unit and the decoder in Fig. 28;

5

- Fig. 30 is a block diagram showing in detail an example of the arrangement of the cosine-wave and sine-wave gen-
- Fig. 31 shows an example of the anangement of carrier frequencies after frequency orthogonal transformation in eration unit in Fig. 28;
 - Fig. 32 shows another example of the amangement of carrier frequencies after frequency orthogonal transformsthe waveform generation unit in Fig. 28;

5

- 33 shows an example of the arrangement of carrier frequencies after down-conversion, corresponding to the
- arrangement in Fig. 31; في

Fig. 34 shows a further example of the arrangement of carrier frequencies after frequency orthogonal transforma-

8

- 35 shows a further example of the arrangement of carrier frequencies after frequency orthogonal transforma-
- Fig. 36 is a block diagram showing in detail a circuit arrangement for a DFT operation for one carrier frequency in the DFT operation unit in Fig. 28;

ĸ

- Fig. 37 is a block diagram showing in detail an example of the arrangement of the threshold judgment unit in Fig. 28;
 - Fig. 38 is a block diagram showing in detail an example of the arrangement of the threshold value control unit in Fig. 37; Fig. 37; Fig. 39 is a block diagram showing in detail an example of the arrangement of the synchronizing signal generation
 - unit in Fig. 28;

8

- Fig. 40 is a block diagram showing in detail an example of the arrangement of the clock regeneration unit in Fig. 39;
- Fig. 41 is a diagram of operational thing of the clock regeneration unit in Fig. 40; Fig. 42 shows two reception channels high in randomized property; Fig. 43 shows an example of the waveform of a cost function accumulated value in the synctronizing signal generation unit in Fig. 39 when two channels in Fig. 42 are received;

3

- Fig. 44 shows examples of two reception channels low in randomized property; Fig. 45 shows an example of the waveform of a cost function accumulated value in the synchronizing signal gener
 - ation unit in Fig. 39 when two channels in Fig. 44 are received;
- Fig. 46 shows examples of three reception channels high in randomized property; Fig. 47 shows an example of the waveform of a cost function accumulated value in the synchronizing signal gener ation unit in Fig. 39 when three channels in Fig. 46 are received;

\$

- Fig. 48 shows examples of three reception channels low in randomized property; Fig. 49 shows an example of the waveform of a cost function accumulated value in the synctronizing signal gener-ation unit in Fig. 39 when three channels in Fig. 48 are received;
 - Fig. 50 shows examples of one reception channel; \$
- ation unit in Fig. 39 when a channel in Fig. 50 is received under a noise environment with time constant TC being Fig. 51 shows an example of the waveform of a cost function accumulated value in the synchronizing signal gener equal to 1:
- ation unit in Fig. 39 when a channel in Fig. 50 is received under a noise environment with time constant TC being Fig. 52 shows an example of the waveform of a cost function accumulated value in the synchronizing signal gener

- 54 shows the levels of spurious responses which reception carrier frequency gives to adjacent frequency Fig. 53 is a block diagram illustrating a modification of the cligital communication apparatus in Fig. 54 shows the levels of sourious reservesses which
- Fig. 55 is a block diagram illustrating an example of the arrangement of the digital communication apparatus bands in a comparative example of the digital communication apparatus in Fig. 53; 13
- Fig. 56 is a diagram of frequency arrangement, at a certain time, of three sub-bands used in the digital communication apparatus in Fig. 55;
 - Fig. 57 is a diagram of frequency arrangement obtained after down-conversion of a first sub-band;

- 58 is a diagram of frequency arrangement obtained after down-conversion of a second sub-band;
 - 59 is a diagram of frequency arrangement obtained after down-conversion of a third sub-band;
 - 60 is a block diagram illustrating a modification of the arrangement in Fig. 55;
- 61 is a diagram of frequency arrangement, at a certain time, of two sub-bands used in the digital communica-
- 62 is a diagram of frequency arrangement obtained after down-conversion of a first sub-band
- 63 is a diagram of frequency arrangement obtained after down-conversion of a second sub-band;
- Fig. 64 is a block diagram illustrating a modification of the receiver in Fig. 55; Fig. 65 is a block diagram illustrating in detail an example of the arrangement of one operation unit in Fig. 64; Figs. 664, 66B and 66C show frequencies received under the influence of fading in the diversity branches in Fig.

9

- 67 is a block diagram illustrating a modification of the arrangement in Fig. Ė
- Fig. 68 is a block diagram illustrating in detail an example of the arrangement of the window control unit in Fig. 67; Fig. 69 is a diagram of operational thring of the window control unit in Fig. 68;
- Fig. 70 is a block diagram illustrating an example of the arrangement of the digital communication apparatus

9

- according to the present invention;
- Fig. 71 is a block diagram showing in detail an arrangement of the convolutional coder in Fig. 70;
- Figs. 72A and 72B are block diagrams respectively illustrating in detail the arrangements of the interleaver and the deinterleaver in Fig. 70;
 - Figs. 73A and 73B are block diagrams respectively illustrating in detail the arrangements of the FH coder and the FH decoder in Fig. 70;

8

- Figs. 74A, 74B and 74C respectively show examples of an interleave sequence matrix, a multiplexing code matrix
- and an FH code sequence matrix in the FH coder in Fig. 73A; Figs. 75A, 75B, 75C and 75D respectively show examples of a threshold judgment pattern, a multiplexing code sequence, a judgment matrix and an FH decoding pattern matrix in the FH decoder in Fig. 73B;

10

- Figs. 76A and 76B are block diagrams respectively litustrating in detail the arrangements of the M-ary independent
- signal transmission unit and the M-ary independent signal reception unit in Fig. 70; Fig. 77 is a block diagram illustrating in detail an example of the arrangement of the operational mode control circuit
 - Fig. 78 is a block diagram illustrating in detail an example of the arrangement of the majority decoder in Fig. 70; in Fig. 70;

8

- Fig. 79 is a block diagram illustrating a modification of the arrangement in Fig. 70;
- Fig. 80 is a block diagram illustrating in detail an example of the arrangement of the burst signal component removal ctrault in Fig. 79;
- Fig. 81 is a block diagram litustrating in detail an example of the arrangement of each of 16 burst detection units forming the burst detection circuit in Fig. 80;

33

- Fig. 82 is a block diagram illustrating in detail an example of the arrangement of the burst removal circuit in Fig. 80; Fig. 83 is a block diagram illustrating in detail an example of the arrangement of each of 16 burst removal logic units
 - in Fig. 82;
 - Fig. 84 is a block diagram illustrating a further modification of the anangement in Fig. 70; Fig. 85 is a block diagram illustrating in detail an example of the anangement of the puncture signal generator in

ŝ

\$

- 86 is a block diagram illustrating a further modification of the arrangement in Fig. 70;
- Fig. 87 is a block diagram illustrating in detail an example of the arrangement of the multi-level decoder in Fig. 86; Figs. 88A and 88B are block diagrams respectively illustrating modifications of the arrangements in Figs. 78A, 78B;
- Fig. 89 is a block diagram illustrating a further modification of the arrangement in Fig. 70; Figs. 90A and 90B are block diagrams respectively illustrating in detail the arrangements of the FH coder and the FH decoder in Fig. 89;
- Fig. 91 is a block diagram lilustrating in detail an example of the arrangement of the operational mode control circuit
 - - Fig. 92 shows the relationship between input and output of the multiplicity judgment logic in Fig. 91; in Fig. 89;
 - 93 is a block diagram illustrating an FH-MFSK digital communication system of prior art;

8

- Figs. 94A and 94B respectively illustrate the definitions of Galois addition and Galois multiplication used in the FH
- code generator in Fig. 93; Fig. 95 shows examples of a hopping code vector generated in the FH code generator in Fig. 93; Figs. 96A and 96B show timefrequency matrices, under the influence of frequency-selective fading, in the trans-

13

- Figs. 97A and 97B respectively litustrate the definitions of Galois addition and Galois multiplication used in the FH mitter and receiver in Fig. 93;
 - code generator in the digital communication system according to the present invention; Fig. 98 shows examples of a hopping code vector in the digital communication system according to the present

EP 0 779 726 A2

Figs. 99A and 99B show time/frequency matrices, under the influence of frequency-selective fading, in the transmitter and receiver in the digital communication system according to the present invention;

2

Fig. 100 is a block diagram showing the arrangement of the FH code generator in the digital communication system according to the present invention:

Fig. 101 shows the operation of the chip counter in Fig. 100;

Fig. 102 shows the operation of the spread code generator in Fig. 100;

Fig. 102 shows the operation of the spread code generator in Fig. 100;

Fig. 104 shows the operation of the arrangement in Fig. 100;

Fig. 105 shows a further modification of the arrangement in Fig. 100;

Fig. 105 shows the operation of the FM code judgment unit in Fig. 105; and

Fig. 105 shows the operation of the FM code generator in the digital communication system according to the elements of a Galois field, in the FM code generator in the digital communication system according to the

Detailed Description of the Invention

present invention.

5

The following description will discuss embodiments of a digital communication apparatus according to the present invention with reference to the attached drawings.

tion. In Fig. 1, the digital communication apparatus comprises a transmitter T, a receiver R, a coding unit CO, a channel generation unit CG, a waveform generation unit WG, a signal processing unit DS, a channel detection unit CD and a decoding unit DE. The transmitter T comprises the coding unit CO, the channel generation unit CG and the waveform generation unit WG. The receiver R comprises the signal processing unit DS, the channel detection unit CD and the decoding unit DE. Shown in Fig. 1 are transmission information data dt, transmission code data coo, carrier frequencies to be used cgo, a transmission signal ot, a reception signal or, a spectrum intensity output dso, reception code data cdo, Fig. 1 shows an example of the arrangement of a digital communication apparatus according to the present inven reception information data dr, a time slot signal to and a mode control signal mo. 8 ĸ

multiple communication system. In the waveform generation unit WG, the signal waveforms of the carrier frequencies to be used cgo for one symbol, are digitally generated by a digital direct synthesizer (hereinafter simply referred to as transmission information data dt are subjected to error correction coding and then, based on the state of the mode con-trol signal mo, the transmission code data coo according to the FH or MFSK mode are generated. In the channel gen-In Fig. 1, the binary transmission information data of are entered into the transmitter T. In the coding unit CO, the eration unit CQ, based on the block of log. M bits of the transmission code data coo, the carrier frequencies to be used cgo are read out from a memory table containing pleces of carrier frequency information respectively assigned to the blocks. Here, M is an integer and represents the maximum number of carrier frequencies to be utilized in the frequency digital synthesizer) and then supplied as the transmission signal ot to a transmission line in synchronism with the time slot signal ts for setting the symbol interval. 8 5

value. Further, supplied from the channel detection unit CD is the time stot signal is as controlled in phase based on the spectrum intensity values of the carrier frequencies. In the decoding unit DE, the reception code alias ado are accorded according to the FM or MFSK mode dependent on the state of the mode control signal mo. After error correction, the date decoded according to the FM or MFSK mode, are supplied as regenerated as the binary reception information date exceeding the threshold value. Here, the mode control signal mo to be supplied from the channel detection unit CD is determined according to the number of received channels or the number of carrier frequencies exceeding the threshold The receiver R receives the reception signal or from a transmission line. In the signal processing unit DS, a DFT process is executed on the reception signal or for one symbol interval in synchronism with the time slot signal ts, and output) dso. In the channel detection unit CD, a threshold judgment is made, per symbol, on the spectrum intensity values of the carrier frequencies and there are supplied the reception code data cdo corresponding to carrier frequencies the spectrum intensity values are calculated for the carrier frequencies to supply the spectrum intensity output (DFT \$ \$

Fig. 2 shows in detail an example of the arrangement of the transmitter T in Fig. 1. In Fig. 2, the transmitter T comprises the coding unit CQ, the channel generation unit CQ; the waveform generation unit WQ, an error correction coding quency table CHT, a digital synthesizer ST, a mixer MXT, a reference oscillator LT and a band-pass filter BPT. Shown in unit EC, a hopping pattern generation unit HT, a mode control unit CT, a serial-to-parallel conversion unit SP, a fre-Fig. 2 are the transmission information data dt, enror correction code data eco, a hopping pattern hto, the mode control signal mo, the transmission code data coo, S-bit (S = 10g₂ M) transmission code data spo, the carrier frequencies to be used ego, the time slot signal to, a digital synthesizer ST output sto, a local oscillating signal Ito, a mixer MXT output 8 23

In Fig. 2, the coding unit CO comprises the error correction coding unit EC, the hopping pattern generation unit HT and the mode control unit CT. In the error correction coding unit EC, the entered transmission information data dt are moto and the transmission signal ot.

coded using a convolutional code, a block code or the like. Generated in the hopping pattern generation unit HT is the hopping pattern hto for a spectrum spread according to the FH mode. In the mode control unit CT, the error correction code data eco as multiplied by the hopping pathem Itto are generated and supplied as the transmission code data coo for the FH mode when the mode control signal mo is in the HIGH level, and the error correction code data aco as they ere, are generated and supplied as the transmission code data coo for the MFSK mode when the mode control signa

In the serial-to-parallel conversion unit SP, serially entered transmission code data coo are divided into S-bit data and supplied in parallel as S-bit transmission cods data spo presenting information for one symbol. The frequency table CHT is formed of a memory such as a ROM or the like containing corresponding information of carrier frequencies for transmission code data spo, and carrier frequencies to be used ogo are read out, from the frequency table CHT, per The channel generation unit CG comprises the serial-to-parallel conversion unit SP and the frequency entered S-bit transmission code data spo.

5

nism with the time slot signal to. The reference oscillator LT generates the local oscillating signal to. The digital synthe-sizer outbut sto is up-converted in frequency by the local oscillating signal tto in the mixer MXT and, in the band-pass filter BPT, the desired band is taken out from the mixer output moto and supplied as the transmission signal of to the and the band-pass filter BPT. In the digital synthesizer ST, frequency waveforms in the equivalent low band system are The waveform generation unit WG comprises the digital synthesizer ST, the reference oscillator LT, the mixer MXT digitally generated for the entered carrier frequencies to be used ogo and supplied as hopped per symbol in synchrotransmission line.

CHR, a register RG, a mode control unit CR, a hopping pattern generation unit HR and an error correction decoding unit ED Showin Fig. 3 ser a horse-position signal or, a band-bases littler BR output box, a local ecolating signal for, an mitter MXR output more, a low-pass filter BR output box, and then state signal is, carrier frequencies uno detected as channels, spectrum intensity values uso of carrier frequencies detected as channels, the mode corrierd. the signal processing unit DS, the channel detection unit CD, the decoding unit DE, a band-pass fitter BPR, a reference oscillator LR, a mixer MXR, a flow-pass fitter LPR, a discrete Fourier transform processing unit DFT, a threshold judgment unit 3TH, a mode control signal generation unit MOG, a time slot signal generation unit TSG, a frequency table Fig. 3 shows in detail an example of the arrangement of the receiver R in Fig. 1. In Fig. 3, the receiver R comprises 8

8

signal mo, the reception code data done are register RO output rgo, a hopping pattern tho, a thoping pattern control eliginal hop, a mode control unit CR output go and the reception information data dr.

In Fig. 3. the signal processing unit DS comprises the band-pass litter BPR, the reference oscillator LR, the mixer MXR, the two-pass filler LPR and the discrete former transform processing unit DFT. The band-pass filter BPR receives the reception signal or is down-converted in frequency, the band-pass filter BPR prevents the image frequency components of signals outside of the desired band from overlapping one another. The reference oscillator LR generates the local oscillation gignal to but down-converted in frequency, the prevents processing the local oscillation signal or is down-converted in frequency. In the leavest oscillator LR generates the local oscillation gignal to but down-converted in frequency. In the low-pass filter upt to the orthogonal components outside of the DFT processing band are enrowed from the mixer MXR, the transcessing the mixer Warrance in the discrete Fourier transform processing unit DFT, a DFT process is executed. In synchronism with the time slot signal is, on the low-pass litter output toro for one symbol interval and the spectrum intensity for each carrier trequency is calculated. Here, it is required that the number of sample points per symbol cycle in the DFT process is set to 2 x M points or more based on a sampling theorem and that the time slot signal ts is accurately in synchronism with the symbol cycle. 8 ä \$

MOG, the time stot signal generation unit TSG and the frequency table CHR, In the threshold judgment unit 3TH, a threshold judgment is made, for the DFT output dso having 2 x M points or more, on the spectrum intensity values of unit TSQ, spectrum intensity values uso at consecutive symbols are compared in level, and based on the comparison result, the time stot signal its is generated as controlled in phase. In the frequency table CHR, reception code data coto The channel detection unit CD comprises the threshold judgment unit 3TH, the mode control signal generation unit frequency points corresponding to the carrier frequencies. Carrier frequencies having spectrum intensity values exceeding the threshold value are detected as corresponding to channels, and such spectrum intensity values uso and such carrier frequencies uno are supplied. In the mode control signal generation unit MOG, the channel number N (N Integer) is counted based on the camer frequencies detected as channels, and the mode control signal mo is supplied in the HIGH level when N is not less than 2, and in the LOW level when N is equal to 1. In the time slot signal generation each for each carrier frequency uno are successively read in S-bit unit from the memory table containing corresponding information identical with that contained in the frequency table CHT in the channel generation unit CG of the transmitter

â

quency table CHR are updated and stored per symbol cycle, and the register output rgo is supplied to the mode control unit CR, decoding is executed with the FH mode selected when the mode control signal The decoding unit DE comprises the register RG, the hopping pattern generation unit HR, the mode control unit CR and the error correction decoding unit ED. In the register RG, all reception code data cdo read out from the fremo is in the HIGH level, and with the MFSK mode selected when the mode control signal mo is in the LOW level. In the

23

EP 0 779 726 A2

mode is selected, the register output rgo is not inversely spread in spectrum but is supplied, as it is, to the error correc-tion decoding unit ED. In the error correction decoding unit ED, the mode control unit CR output are is subjected to error mode control unit CR, when the FH mode is selected, a hopping pattern control signal hoo of a channal to be received ister output 1go is inversely spread in spectrum by the hopping pattern hro such that one of a plurality of reception code data odo is specified and supplied to the error correction decoding unit ED. In the mode control unit CR, when the MFSK is generated such that a hopping pattern to be followed is specified to the hopping pattern generation unit HR. The regcorrection using a convolutional code, a block code or the like and then, the reception information data dr are regener ated and supplied.

equal to 16 in the arrangement in Fig. 1. It is noted that carrier frequencies are expressed in terms of F(x) (x = 1, 2, 3, The following description will discuss in detail the circuit operation of the digital communication

First, the operation of the transmitter T in Fig. 2 will be discussed.

Fig. 4 shows in detail an example of the arrangement of the coding unit CO in the transmitter T in Fig. 2. In the cod-ing unit CO in Fig. 4, the mode control unit CT comprises a transmission rate conversion unit 4FT, an exclusive-OR unit 4EX and a data selector 4SL. Shown in Fig. 4 are first error correction code data eco1 and second error correction code data ecc2. The hopping pattern generation unit HT comprises a parallel-to-serial conversion unit 4PS and a Msequence generation unit 4MG.

mode. When the mode control signal mo is in the HIGH level, the first ency correction code data eco.; after spectrum-spread, for the FH mode are supplied as the transmission code data coo. When the mode control signal mo is in the LDW level, the second ency conrection code data eco. For the MFSK mode are supplied as the transmission code data coo. The transmission code data coo are converted into the A-bit transmission code data spo in the serial-to-parallel conversion unit SP in the channel generation unit CO₃ and the carrier requencies to be used opp are read cut from the frequency table CHT containing the corresponding information shown in Fig. 5. Fig. 6 shows the contents of the te-quency table CHR of the channel detection unit CD in the receiver R corresponding to Fig. 5. 15 sequences is generated for every four bits and supplied as the hopping pattern the after converted into serial data in this parallel-the-serial converted unit 4PS. In the exclusive API and 4EX, the hopping pattern this is used for a specific in the parallel-the-serial converted or that applied to the first error conrection code data exot. Entered into the data selection 4SI, are the first error conrection code data exot. Entered into the data selection 4SI, are the first error conrection code data exot. rate conversion unit 4RT. More specifically, the first error correction code data eco 1 are supplied when the FH mode is selected, and the second error correction code data eco2 are supplied when the MFSK mode is selected. Since S is equal to logs. M which is equal to 4, the second error correction code data ecc2 have a bit speed four times of that of the first error correction code data eco1. When the FH mode is selected, the hopping pattern tho is generated in the The transmission information data of are converted into the error correction code data eco in the error correction coding unit EC and then converted into data of the bit rate corresponding to the FH or MFSK mode in the transmission hopping pattern generation unit HT. In the M-sequence generation unit 4MG, therefore, a pseudorandom code having 8 8

Fig. 7 shows the operational timing at the time when the FH mode is selected in the circuit in Fig. 4, while Fig. 8 shows the operational timing at the time when the MFSK mode is selected in the circuit in Fig. 4. In Fig. 7, carrier frequencies to be used cgo are read out in the order of $F(1) \rightarrow F(3) \rightarrow F(12)$ for every symbol time T. The exclusive-OR unit 4EX in the mode control unit CR is amanged to execute an exclusive-NOR operation between the first error correc-tion code data eco1 and the hopping pattern htp. In Fig. 8, carrier frequencies to be used cgo are read out in the order of $F(1) \rightarrow F(2) \rightarrow F(3)$ for every symbol time T.

\$

Fig. 9 shows a trequency waveform (digital synthesizer output stb) in the equivalent low band system for every symbol time I (i1, i2, i3) when the MFSK mode in Fig. 8 is selected. The digital synthesizer output sto is supplied with the happing points thereof synchronized in phase with the rising edges of the time slot signal ts.

mode in Fig. 8 is selected. In Fig. 10, 16 carrier frequencies are disposed at 1/T intervals, and carrier frequencies to be used are changed from $F(1) \rightarrow F(2) \rightarrow F(3)$ with the passage of time (11, /2, 13). The digital synthesizer output sto is upconverted in frequency to the desired band by the mixer MXT, and then supplied to the transmission line as the trans-Fig. 10 shows the transition of the carrier frequencies to be used in the equivalent low band system when the MFSK mission signal of for another digital communication apparatus. \$

The following description will discuss the operation of the receiver R in Fig. 3.

8

Figs. 11 and 12 show input timings of a DFT process in the signal processing unit DS at the time when the receiver in an architecture appearable has received the MFSK-mode transmission signal or generated accounting to Fig. 8. Fig. 11 shows the input timings when the DFT process intervals are not in synchronism in phase with the time stor signal bs, while Fig. 12 shows the input timings when the DFT process intervals are in synchronism in phase with the with the time stot signal ta. 8

In Fig. 11, a portion of the signal components of carrier frequency F(2) in addition to a portion of the signal components of carrier frequency F(1) is DFT-processed at a DFT process interval 1. This means that carrier frequencies for two channels are detected for each DFT process interval. At this time, when the level of the carrier frequency F(2) is not less than the threshold level of the threshold judgment unit 3TH, the carrier frequency is lowered in detection precision

will be an obstacle to radio communication or the like in which, for example, a distance problem or the like is viding phase synchronization in Fig. 12. In the case of Fig. 10, each of the DFT process intervals 1, 2, 3 is accurately in synchronism in phase with the time slot signal is. Accordingly, only one carrier trequency uno is detected for each in synchronism in phase with the time slot signal is. Accordingly, only one carrier trequency uno is detected for each encountered. Accordingly, the time slot signal generation unit TSG controls the phase of the time slot signal ts, thus procycle of the time slot signal to, thus enabling the reception information data or for the MFSK mode to be accurately

14 shows channel detection in the threshold judgment unit 3TH when the FH mode is selected. It is now supposed that the DFT process intervals are in synchronism in phase with the time slot signal to in each of Figs. 13 and 14. Fig. 13 shows channel detection in the threshold judgment unit 3TH when the MFSK mode is selected, while Fig.

In Fig. 13, the carrier frequency F(1) which is not less than the threshold level, is detected as corresponding to a channel, and its spectrum intensity uso and carrier frequency uno are supplied. Carrier frequency F (10) has more or less spectrum intensity, but its spectrum intensity is not greater than the threshold level. Accordingly, the carrier frequency F(10) is regarded as noise and therefore cannot be datected. In the mode control signal generation unit MOG, the channel number N is counted as 1, and the mode control signal mo is supplied in the LOW level.

5

sponding to channels, and their spectrum intensities uso and carrier frequencies uno are supplied. In the mode control signal generation unit MOG, the channel number N is counted as 3, and the mode control signal mo is supplied in the In Fig. 14, carrier frequencies F(1), F(10), F(11) which are not less than the threshold level, are detected as corre-

Fig. 15 shows in detail an example of the amangement of the time stot signal generation unit TSQ in the channel detection unit CD in Fig. 3. The time slot signal generation unit TSQ in Fig. 15 comprises a maximum value detection unit MAX, a register TRG, a comparison unit COMP and a digital variable frequency divider DVCO. Shown in Fig. 15 are maximum spectrum intensity mxn, a register output mxp and a phase control signal dont.

In Fig. 15, the maximum value detection unit MAX is anranged to detect the maximum spectrum intensity value out of the spectrum intensity values of the carrier frequencies detected by the firreshold judgment unit 3TH, and to supply the maximum spectrum intensity mxn. In the register TRG, the maximum spectrum intensity detected earlier by one symbol time T is stored and supplied as the register output map. In the comparison unit COMP, the maximum spectrum intensity man and the register output map are compared in level with each other to generate the phase control signal dcrit. When the maximum spectrum intensity mon is greater in level than the register output mon, the phase control signal dort controls the phase of the digital variable frequency divider DVCO in the same direction as that in phase control done earlier by one symbol time T. When the maximum spectrum intensity mon is smaller in level than the register output map, the phase control signal dont controls the phase of the digital variable frequency divider DVCO in the direction opposite to the direction in phase control done earlier by one symbol time T. This achieves the phase synchronization of the time slot signal ts.

Using the arrangement in Fig. 1 discussed in the foregoing, there can be achieved a highly reliable digital communication apparatus increased in operational speed without substantial change in the hardware arrangement of an FHsion takan as an example, but basa band transmission may also be applied. Further, in the spectrum analysis in the arrangement in Fig. 1, an envelop analysis using a matched filter for each carrier frequency may also be conducted instead of a DFT process. Such an arrangement increases the hardware size but eliminates the need for synchronizamode digital communication apparatus of prior art. In Fig. 1, the description has been made with carrier wave transmistion of symbol cycle using the time slot signal ts. ş 2

Fig. 16 shows a modification of the signal processing unit DS in Fig. 3. The signal processing unit DS in Fig. 16 comprises a band-pass fiter BPR, a carrier sense unit EVD, a reference oscillator LR, a mixer MXR, a low-pass fitter LPR and a discrete Fourier transform processing unit DFT. Shown in Fig. 16 are a reception signal or, a band-pass fitter BPR output torce, a carrier sense signal evdo, a local oscillating signal Iro, a mixer MXR output moro, a low-pass filter LPR output (pro, a DFT output dso and a time slot signal ts.

ş

In the carrier sense unit EVD In Fig. 16, the band-pass fifter output bpro is subjected to envelop detection to generate the carrier sense signal evdo. In the discrete Fourier transform processing unit DFT, the low-pass litter outbut two is subjected to the DFT process only when the carrier sense signal evdo is asserted. This enables the discrete Fourier transform processing unit DFT to be intermittently operated, thus lowering the power consumption for the DFT process. Other circuit operations in the signal processing unit DS are similar to those discussed in connection with Fig. 3. 8

rection coding unit EC, a hopping pattern generation unit HT, a mode control unit CT, a preamble generation unit PR and a data selector 15SL. Shown in Fig. 17 are transmission information data dt, error correction code data eco, a hopping pattern hto, a mode control signal mo, transmission code data coo, a preamble control signal pon and chirp code Fig. 17 shows a modification of the coding unit CO in Fig. 2. The coding unit CO in Fig. 17 comprises an error cordata pre

23

In Fig. 17, the preamble generation unit PR generates the preamble control signal pon for setting, as a preamble sequence, a predetermined period of time from the point of time when the transmission information data of have been entered. While the presente control signal pon is asserted, the operation of the error correction coding unit EC is disabled and the chirp code data pre are selected and supplied from the data selector 15SL. Assuming that as to the chirp

T, for up-chip and down-chip, respectively. While the preamble control signal pon is being negated, the operation of the error correction coding unit EC is enabled and the output of the mode control unit CT is selectively supplied from chirp code data shown in Fig. 18 and down-chirp code data shown in Fig. 19 are successively read out, per symbol time the data selector 15SL. Other circuit operations of the coding unit CO are similar to those discussed in connection with data pre generated from the preamble generation unit PR, the corresponding information is based on Fig. 5, up-

prises a signal processing unit DS, a channel datection unit CD, a decoding unit DE, a register RG, a preamble datection unit PRD, a mode control unit CR, a hopping pattern generation unit HR and an error correction decoding unit ED. Shown in Fig. 20 are a reception signal or, a DFT output dso, a time slot signal its, a mode control signal mo, reception code data cdo, an identification signal pdec, a DFT control signal fps, an enable signal cre, a register RG output rgo, a hopping pattern hro, a hopping pattern control signal hoo, a mode control unit CR output cro and reception information Fig. 20 shows a modification of the receiver R in Fig. 3, corresponding to Fig. 17. The receiver R In Fig. 20 comIn the preamble detection unit PRD in Fig. 20, a preamble using an up-chilp is identified by following carrier the quency while successively changing, per symbol time T, the carrier frequencies from the least significant carrier traquency F(1) to the most significant carrier frequency F(16) from the point of time where the register output rgo coincides CR to start controlling the phase of the hopping pattern hio to be used. In the preamble detection unit PRD, when the greamble deflication is satisfication signal poles is such sectional judgment unit 31H; (See PIG, 3) in the channel detection unit 51L. In the treashold judgment unit 31H, when the identification signal poles is asserted, the DFT control signal to controls the operation of the discrete Fourier transform processing unit DFT (See most significant carrier frequency F(16). In the preamble detection unit PRD, when the preamble identification is deter-mined, the enable signal are is supplied in synchronism with completion of the preamble to cause the mode control unit the carrier frequencies from the most significant carrier frequency F(16) to the least significant carrier frequency F(1) from the point of time where the register output rgo coincides with the reception code data cdo corresponding to the with the reception code data cdo corresponding to the least significant carrier frequency F(1). On the other hand, a preamble using a down-chirp is identified by following carrier frequency while successively changing, per symbol time Fig. 3) in the signal processing unit DS. æ

The following description will discuss in detail the operational control (frequency error correction control) for the discrete Fourier transform processing unit DFT in the arrangements in Figs. 17 and 20.

It is now supposed that, in the digital synthesizer ST of the transmitter T at the preamble sequence, there are successively generated the signal waveforms of carrier frequencies corresponding to the up-chitp signals (F(1) — (F16)) or down-chinp signals $\{F(16) \rightarrow F(1)\}$ in Fig. 21. In Fig. 21, f(p) $\{P=0,1,2,...,127\}$ refers to the frequency point scaled at equal intervals on the frequency coordinates on the basis of the transmitter T. According to the following formula (1), F(1) generated in the digital synthesizer ST corresponds to the frequency point ((8), F(2) corresponds to the frequency point f(10) and F(16) corresponds to the frequency point f(38): 8

9 $F(x) \rightarrow f(2x + 6) (x = 1, 2, 3,$

DFT process with frequency resolution of carrier frequency distance 1/(21), it is now supposed that there is a frequency error Ala between the frequency of the focal oscillating signal into of the transmitter T and the focal oscillating signal into of the transmitter T and the focal oscillating signal into the receiver. In such a case, a DFT process is executed, on the reference frequency coordinates, on the least significant carrier frequency (14) as shown in Fig. 23 and on the most significant carrier frequency F(16) as shown in Fig. 23. At this time, when the spectrum intensity for the least significant carrier frequency F(1) is not related to the torange width at the preamble sequence is previously known and that the frequency error Ala is smaller than the channel Interval 1/17. In this case, by detecting the frequency point of the maximum spectrum intensity for the least significant carrier frequency F(1) or the most significant carrier frequency F(16), it becomes possible to correct a frequency error between a plurality of digital communication apparatus. For example, in the case of Figs. 22 and 23, carrier frequencies processing unit DS in the receiver R executes, on the low-pass filter output Ipro after down-converted in frequency, a error becomes Δfb smaller than Δfa and is nearer to the actual value. It is now supposed that the variable frequency In another digital communication apparatus, the discrete Fourier transform processing unit DFT of the signal quency point ((8) but is related to the frequency point ((9), and when the spectrum intensity for the most significant carrier frequency F(16) is not related to the frequency point f(38) but is related to the frequency point f(39), the frequency in the threshold judgment unit 3TH (See Fig. 3) of the channel detection unit CD may be changed for the frequency polm expressed by the following formula (2): \$ 8 \$

5 $F(x) \rightarrow f(2x + 7) (x = 1, 2, 3,$ Thus, using the arrangements in Figs. 17 and 20, a preamble for up-chirt or down-chirp can be generated and detected with the use of a simple circuit arrangement. Further, the use of such a preamble facilitates carrier sense in

2

F

the multipath fading environment. In the arrangement in Fig. 20, frequency error correction is made only when the prearmale is detected and, after completion of the preamble, a partial DFT process with frequency resolution of 1/T is executed on ordernotes after frequency error correction. This not only improves the reception sensibility but also reduces the operations to be executed in amount. The following description will discuss modifications of the contents stored in the frequency tables in Figs. 5 and 6. Q.2 4 shows information stored in the frequency table GVHT of the chamel generation unit CG (See Fig. 2), while Fig. 25 shows information stored in the frequency table GVHS of the channel detection unit CD (See Fig. 3). In this modification, the hardware structure is the same as that discussed in connection with Figs. 1 to 3.

In this modification, 4-bit transmission code data spo and carrier frequencies to be used cgo in Fig. 24 correspond to each other using a Clay code as the progressive code, and carrier frequencies une and 4-bit reception code data codo in Fig. 25 correspond to each other using a Clay code as the progressive code. Since the progressive code is used for arrangement of carrier frequencies, adjacent carrier frequencies undergo a change in bit information only by one bit. This towers the influence of error detection due to frequency error among a plurality of digital communication apparatus.

2

This bowers the influence of error detection due to frequency error among a plurality of digital communication apparatus. When using the progressive code and corresponding information in Figs. 24 and 25, the chirp code data in Fig. 26 may be used for generating an up-chirp signal, and the chirp code data in Fig. 27 may be used for generating a down-

chirp signal.

Fig. 28 shows an example of the amengement of the digital communication apparatus according to the present invention. The apparatus in Fig. 28 comprises a transmitter T, a receiver R, a frequency estection unit OCE, a wavefrom generation unit WG, a consine-wave and sine-wave generation unit WG, a costine-wave generation unit WG, as it are wave generation unit WG, a mixer WGM, a mixer WGM, a 90° phase shifter WP, an adder WA, a 12′ trequency divider DV, an oscillator SG, a down-converter unit FD, a DFT operation unit DP, a threshold judgment unit 28GT, a syndronizing gignal generation unit WG, a latch unit 28LT and a decoder 28CD. Shown in Fig. 28 are transmission date of, carrier frequencies to be used ur, a costine-wave generation unit WG output wco, a sine-wave generation unit WG output were an encodilating signal sgo with frequency IC, a reception signal wr, a down-converter unit FD output wit, a retire men and the proper and the proper and the proper and the propertion of a synchronizing trigger signal signal synchronizing trigger of the same table the receiver R share the same 1/2 frequency divider DV and the same oscillator SG.

In Fig. 28, binary transmission data at which are coded according to the FH or MFSK mode outside of the apparatus, are setably entered into the transmitter? In the frequency selection until CE, sent laransmission data at are divided into blocks each whorig logs. M bits to every two time stots, and for each block, corresponding carrier frequencies to be used us out of the carrier frequencies F(q(k + 1, 2, ..., M) are read out from the internal table. M is an integer not less than 2 and represents the number of carrier frequencies to be used or drannels to be used. I.e., the series length of as transmission data. In the weakering generation unit WQ, the frequency weakerings to be used. I.e., the series length of as transmission table. In the weaker making the producing and are supplied, to the transmission line, as the transmission signal wt in synchronism with the time stot by the synchronizing trigger signal st generated in the receiver R.

More specifically, according to the value of k in F(k) of the carrier frequencies to be used uc, the oosine-wave generation unit WG and the sine-wave generation unit WS in the waveform generation unit WG respectively digitally gen40 entite, in synchronism with the synchronizing trigger signal st generated in the receiver R, cosine waves and sine waves
to be used for a frequency orthogonal transformation, it is now supposed that there is used a frequency orthogonal transformation represented by the biblioming equation (3):

W1 ($k = odd numbet) = sin (2n x (c x t) · cos (2n x <math>\Delta t$ x (2k · 1) x t) + cos (2n x (c x t) · sin (2n x Δt x (2k · 1) x t) = sin (2n x (1c + Δt x (2k · 1) x t)

ş

ල

W1 (k = even number) = $\sin (2\pi \times tc \times t) \rightarrow \cos (2\pi \times \Delta t \times (2k-1) \times t) \rightarrow \cos (2\pi \times tc \times t) \rightarrow \sin (2\pi \times \Delta t \times (2k-1) \times t) = \sin (2\pi \times (tc - \Delta t \times (2k-1)) \times t)$

then, cosine waves represented by $(2\pi \times 4f \times (2f \cdot 1) \times 1)$ and sine waves represented by $(2f \cdot 1)^{1/2}$ sin $(2\pi \times 4f \times (2f \cdot 1) \times 1)$ are respectively generated by the cosine-wave generation unit WC and the sine-wave generation unit WC and the sine-wave generation unit WC in the equations above-mentional. At refers to a frequency step width and it refers to time. In the two mixers WCM, WSM and in the adder WA, then is conducted, using cosine waves and sine waves, a frequency orthogonal transformation on the reference oscillating signal sport from the oscillator SC, i.e., $\cos(2\pi \times t \times t)$, and on as the signal from the 90° phase shifter WP, i.e., $\sin(2\pi \times t \times 1)$. Thus, in synchronism with the time slot, the frequency waveforms for the carrier frequencies to be used use required (4) may also be used:

EP 0 779 726 A2

W2 ($k = \omega v en rumber) = \sin (2\pi x f c x t) \cdot \cos (2\pi x \Delta f x (2k \cdot 1) x t) + \cos (2\pi x f c x t) \cdot \sin (2\pi x \Delta f x (2k \cdot 1) x t) = \sin (2\pi x (f c + \Delta f x (2k \cdot 1)) x t)$

€

W2 (k = odd number) = sin (2n x fc x t) · cos (2n x d x (2k - 1) x t) · cos (2n x fc x t) · sin (2n x d x (2k - 1) x t) = sin (2n x (fc · d f x (2k - 1)) x t)

The reception signal write entered into the receiver Rithrough the transmission line, in the down-converter unit FD, signal components in the variable frequency band to be received have been been howin the reception signal and proper signal components that stear are down-converted in frequency, using the reference escillating signal say from the reception signal soon from the cocalisator SQ, toward a low frequency band in which a digital signal process can be executed. In the DFT operation unit DP, an N-point DFT process for a period of the latest one time stot (T = N x xt.) is successively executed on the down-converter output will be received the secondary of the latest one time stot (T = N x xt.) is successively executed on the down-converter output will be received the secondary of the latest one time stot (T = N x xt.) is successively executed on the down-converter output will be received the secondary of the secondary of

reception data dr. The reception data dr are decoded, cutside of the appearatus, according to the FH or MFSK mode.
Fig. 25 shows carrier frequencies so arranged as to correspond to 4-bit data with M being equal to 16, using a Grey 24 code as the progressive code in the frequency electron unit CE and the decoder unit 28CD in Fig. 28. Based on Fig. 29, it is possible to reduce the error to note thor less when 4-bit reception data of based on the reception earner the quencies 28th are decoded, as far as the frequency conversion error is within one carrier frequency interval (2 x x b).

The following description will discuss in detail an example in which M is equal to 16, N is equal to 64, At is equal to 1/16 (us) and R is equal to 1 in the arrangement in Fig. 28. Here, a period of one time slot T is equal to N x Δt which is equal to 4 μs, and the frequency step width Δf is as follows:

Δf = 1/T x R = 1/(N x Δt) = 250 kHz

Fig. 30 shows in detail an example of the arrangement of the cosine-wave and sine-wave generation unit WCS in Fig. 28, in Fig. 30, the cosine-wave and sine-wave generation unit WCS comprises a 7-bit accumulator 2AC, an inverter 2IV, a data selector 2MP, a cosine-wave memory 2CM, a sine-wave memory 2SM, DIA converters 2CDA, 2SDA, and low-pass filters 2CLF, 2SLF. Shown in Fig. 30 are the synchronizing trigger signal at from the receiver R, the system clock sysc, an accumulator outfut Zaco, an inverter outfut Zho, carrier frequencies to be used us of F(t) (K = 1, 2, ..., 16) given from the frequency selection mit ICE, cosine-wave data 2cd, sine-wave generation of unit outfut woo.

In Fig. 30, based on the value of k in F(k) (k = 1, 2,, 16) of the carrier frequencies to be used uc determined to each time soft, the accumulator 2AC generates, for each system clock syste (of which frequency is equal to 2AL of 32 MHz), the accumulator 2AC generates, for each system clock syste (of which frequency is equal to 2AL of 32 MHz), the accumulator output 2aco while the values of 2k · 1 are successively accumulated in a binary operation. Based on the assumption that waveform data for 2 x N = 128 (= 2³) points are read out per time side, the accumulator output 2aco has a 7-bit width (0000000 - 1111111), and is circulatingly operated for every overflow and rest each time the shorthorizing trigger eliginal it is asserted. In the occiline-were memory 2CM and the situe-were memory 2SM, coshe-were data in which one cycle is being sampled to 128 points and sine-wore data in which one cycle is being sampled to 128 points and sine-wore data in which one cycle is being sampled to 128 points and sine-wore data with the accumulator output 2aco used as an address. In the sine-wave memory 2CM and the sine-wave data 2cd are read out excite-wave data 2cd are read out with the accumulator output 2aco used as an address. In the sine-wave data 2cd are read out with the accumulator output 2aco used as an address, and when k is an odd number, the sine-wave data 2cd are read out using, as an address, the intervency activity the populary of the accumulator output 2aco used as an address, and when k is an one number, the sine-wave data 2cd are read out using, as an address, the intervency activity the populary of the accumulator output 2aco used as an address, and when k is an even number, the sine-wave data 2cd are read out using as encounted on the winder selector 2MH; the sine-wave data 2cd are read out using a sense accuration or odd number, the sine-wave data 2cd are read out using a sense of the sine-wave data 2cd are read out using an even or odd number, the sine-wave data 2cd and sine-wave data and the sine-wa

he sine-wave generation unit output wso.

Fig. 31 shows the arrangement of M (st 16) frequencies after frequency orthogonal transformation represented by the equation (3) based on the values of k in the carrier frequencies F(k), the frequencies are alternately arranged, on the equation (3) based on the values of the high band side by Δ (X < 1) when k is an odd number, and toward the low band side by Δ it χ (Xt < 1), when k is an when k is wen number.

Fig. 32 shows the arrangement of M (= 16) frequencies after frequency orthogonal transformation represented by the equation (i). Based on the values of k in the carrier frequencies F(k), the frequencies are alternately arranged, on the equation for the frequency for, toward the lowered side by Δf x (2k - 1) when k is an odd number, and toward the high band side by Δf x (2k - 1) when k is an even number.

As shown in Figs. 31 and 32, the carrier frequencies are alternately arranged with respect to the frequency ic serving as the basis. Accordingly, even though a spurious response is generated in side bands due to normalization level error between the sine-wave generation unit output was and the costine-wave generation unit output was and the costine-wave generation unit output was at the frequency orthogonal transformation (orthogonal modulation), the influence exerted upon other carrier frequencies can be reduced.

5

Fig. 33 shows the arrangement of carrier frequencies which will be mapped in frequency when the carrier frequencies fold (k = 1, 2,) A latter frequency orthogonal brankomation shown in Fig. 31, and each down-converted in frequency carrier frequency. If (it is DC), by the down-converted in frequency is first the carrier frequencies have been down-converted in frequency; the frequency interval is changed from a x x in to z x x in and therefore the occupied frequency barchwidth becomes a half of the variable frequency range. In the confidence in DFT process can be executed using frequency of 16 x 4 x if equal to the variable frequency range. In the confidence is DFT process can be executed using frequency of 16 x 4 x if equal to the variable frequency range. In the variable is it. (if MHx, as semining frequency is.)

instead of the frequency orthogonal transformation represented by the equation (3), there may be used a frequency orthogonal transformation represented by the following equation (5):

W3 (k = odd number) = $sin (2n \times t \times t) \cdot cos (2n \times \Delta t \times k \times t) + cos (2n \times t \times t) \cdot sin (2n \times \Delta t \times k \times t) = sin (2n \times t) \times t)$

a

S

9

W3 (k = even number) = sin (2π x fc x t) ⋅ cos (2π x Δf x k x t) ⋅ cos (2π x fc x t) ・

orthogonal transformation represented by the following equation (6):

Instead of the frequency orthogonal transformation represented by the equation (4), there may be used a frequency

W4 (k = even number) = $\sin (2\pi x fc x t) \cdot \cos (2\pi x \Delta f x k x t) + \cos (2\pi x fc x t) \cdot \sin (2\pi x f x k x t) = \sin (2\pi x f fc + \Delta f x k) x t)$

23

e

W4 (k = odd number) = $\sin (2\pi \times to \times t) - \cos (2\pi \times to \times t)$ $\sin (2\pi \times to \times t) = \sin (2\pi \times to \times t) + \sin (2\pi \times t)$

8In (2n x 41 x k x t) = sin (2n x (fc · 41 x k) x t)

Except for a binary number operation of the accumulator 2AC shown in Fig. 30, the hardware arrangements are the

\$

same. That is, according to the values of k in the carrier frequencies F(A), k is successively accumulated.
Fig. 34 shows the arrangement of M (= 18) carrier frequencies after frequency orthogonal transformation represented by the equation (5). Based on the values of k in the carrier frequencies F(A), the frequencies are attentately arranged, on the basis of the frequency ft, toward the high band side by Af x k when k is an odd number, and toward the low band side by Af x k when k is an odd number.

Fig. 35 shows the arrangement of M (* 16) carrier frequencies after frequency orthogonal transformation represented by the equation (6). Based on the values of k in the carrier frequencies F(N, the frequencies are afternately arranged, on the basis of the frequency (c, boward the low band side by Δl x k when k is an odd number, and toward the high band side by Δl x k when k is an even number.

Even though the equation (5) or (6) is used, there can be produced effects similar to those discussed in connection with Figs. 31 and 32. Further, the carrier frequency interval can be narrower than in Figs. 31 and 32. It is therefore possible to provide a larger number of carrier frequencies. It is however noted that the influence of a spurious response annonly the carrier frequencies becomes greate.

Fig. 36 shows in detail an example of the arrangement of the DFT operation unit DP (k) for one carrier frequency 55 Fi(k) in the DFT operation unit DP (k) for the earnier frequency F(k) in the DFT operation unit DP (k) for the earnier frequency F(k), an AVD converter 840, a log₂ Nbit countrier 8CO, a costele-wave memory 8CM, a schewave memory 8SM, a data selector 8MP, a multiplier 8MX, an e-stage 2xNbit shift register 8SFA, an arithmetic operation unit (ALU) 8AL, a b-estage 2-bit shift register 8SFP, an absolute existion operation unit (ASS) 8AB and a figh-flop 8FF. Here, log₂ N is equal to 6, and 2 x N is equal to 128. Also shown in Fig. 36 are a down-converter output wir, a system dock sysc (of which frequency

EP 0 779 726 A2

is equal to 2/41 or 32 MHz), a sampling clock empc (of which frequency is equal to 1/41 or 16 MHz), a log₂ N-bit counter 8CO output 8coo, an A/D converter 8AD output 8ado, cosine-wave data 8cmo, a data selector 8MP output 8x0x, a multiplies BMX output 8x1x, an arithmetic operation unit 8AD output 8x1x, a multimetic operation unit 8AL output 8x1x, a 2-bit shift register 8SFB output 8x1x, an absolute value operation unit 8AB output 8x1x as a spectrum value (i(4) for the carrier frequency F(4). Further shown in Fig. 38 are a 2-bit shift register 8SFB's first bit output 8x1x. 8x1x and a 2-bit shift register 8SFB's escord bit output 8x1x.

in the DFT operation untit DP(k) for the carrier frequency F(k), when the down-converter output value is defined as Wd, the spectrum value (k) is calculated by executing the following operations of equation (7) per k:

$$I(k) = \operatorname{sqrt} \{I(c(j)^2 + Is(j)^2\}$$
 (7)

$$|c(j)| = \sum_{j \in N+1}^{p} (Wd(j) \times \cos(2\pi \times \Delta f \times (2k - 1) \times \Delta f \times j))$$

Is(j) =
$$\Sigma_{\mu\rho\lambda\nu+1}^{P}$$
(Wd(j) x sin (2 π x Δ 1 x (2k - 1) x Δ 1 x |))

j=0, 1, 2, 3, 4, ...

in which sqrt () means a square root function and p means the absolute time point at this point of time

Brixo by a period of one time slot in the 2 x N shift register RSFA and a delay of the arithmetic operation unti output Bab by a period of one sampling clock in the 2-bit shift register RSFB. In the arithmetic operation unit 8AL, the shift register the b-bit accumulation result (correlation vatue) for a period of the latest one time slot. In the absolute value operation unit 8AB, there is calculated per system clock eyec, the square mean (sqrt (lc(j)² + lc(j²)) or (sqrt (lc(j)² + lc(j+1)²) of the 2-bit shift register 8SFB's first bit output 8sfb1 and the 2-bit shift register 8SFB's second bit output 8sfb2, and the BCM and the sine-wave memory BSM, and are read out, per sampling clock smpc, using the log₂ N-bit, counter BCO output 8000 as an address. The data selector BMP is arranged to execute a process using, in time-division multiplaxing, multiplier BMX, multiplication of Wd(j) x cos ($2\pi \times \Delta f \times (2k + i) \times \Delta f \times f)$ in the equation (7) and multiplication of Wd(j) x sin $(2\pi \times \Delta f \times (2k - i) \times \Delta f \times f)$ in the equation (7), are alternately executed for the AD converter BAD exbit output Bado and the cosine-wave data 8cmo, and for the AD converter BAD a-bit output 8ado and the sine-wave data 8smo, thus supplying the upper a-bit multiplication result 8mxo. Each of the a-stage 2 x N-bit shift register 8SFA and the tracted from the multiplication result 8moo per system clock sysc, thus calculating and supplying Ic(!) or Is(i) which is absolute value operation unit output 8abo at the same timing į is supplied as the spectrum value ((k) from the flip-flop pling clock smpc or per j in the equations (7). Cosine-wave data and sine-wave data for N (= 64) points having a time the hardware for partial operations (multiplication, addition and subtraction) in the DFT process, and to altemately assign the cosine-wave data 8cmo and the sine-wave data 8cmo to the multiplier BMX per system clock sysc. In the b-stage 2-bit shift register 8SFB, is operated at the system clock sysc. This provides a delay of the multiplication result output 8stbo is added to the multiplication result 8mxo per system dock sysc, and the shift register output 8stao is sub-In Fig. 36, the down-converter output wrd is converted into an a-bit digital signal by the A/D converter 8AD per samength of one time slot corresponding to the carrier frequency F(k), are respectively stored in the cosine-wave memory 8 8 æ

In Fig. 28, the DFT operation unit DP is formed of 18 DFT operation units DP(k) each shown in Fig. 36, and other arrangement than the 16 DFT operation units DP(k) is common for different. Further, the sampling frequency for the DFT process is advantageously reduced to Lize. In Fig. 38, therefore, the hardware is reduced in size due to the time-division arrangement of the multiplier BMX and the arrhimetic operation unit BAL. As to the absolute value operation unit BAL. As the absolute value operation value va

ke(5, 6), ke(7, 8), ke(9, 10), ke(11, 12), ke(13, 14), ke(15, 16).

Fig. 37 shows in detail an example of the arrangement of the threshold judgment unit 28CT in Fig. 28. Shown in Fig. 37 shows in detail an example of the arrangement of the threshold value control unit GT and the kth comparator 9Ck() (k = 1, 2, 16) for the carrier frequency F(A). Also shown in Fig. 37 are a spectrum value (k) corresponding to the carrier frequency F(A), a sampling clock smoc (of which frequency is equal to 1/44 or 16 MHz), a threshold value TH and the kth enable signal en(k) corresponding to the carrier frequency F(R).

In Fig. 37, each spectrum value (R) calculated in each DFT operation unit DP(R) in Fig. 36 is compared in each comparator 9C(R) with the threshold value of the control unit GT according to this spurious level at the time of DFT process. Then, there is generated each enable signal en(R) corresponding to each carrier requency F(R). When the spectrum value (I(R) does not exceed the threshold value TH, the enable signal en(R) is asserted in the HIGH level, and when the spectrum value (I(R) exceeds the threshold value TH, the enable signal en(R) is asserted in the LOW level. From the threshold judgment unit 28CT; 16 enable signals en(R) and 16 spectrum values (I(R) are simultane-ously supplied as threshold judgment unit 28CT; 16 enable signals en(R) and 16 spectrum value of less the arrier trequency negated in the LOW level is eaf as the schedul which some the spectrum value of less the arrier trequency negated in the LOW level is eaf as the schedul value of I(R) (I(R) = 0.0).

28

negated in the LOW level is set as the spectrum value Id() (I = 0,, s) of each candidate carrier frequency. Fig. 38 shows in detail an example of the arrangement of the threshold value control unit GT in Fig. 37. Shown in

Fig. 38 are a maximum value detection unit 10MD, a comparator 10CP, a maximum value register 10RM, a divider 10DV, an integrator 10I and a threshold value memory table 10MT. Also shown in Fig. 38 are a spectrum value (I/I) corresponding to each carrier frequency F(N/I, F. 1, 2, 16), a sampling clock smpc (of which frequency is equal to I/M or 16 MHz), a maximum value detection unit 10MD output 10mdo, a comparator 10CP output 10cpo, a register 10FM output 10mm, a divider 10DV output 10dvo, an integrator 10I output 100 and a threshold value Th.

In Fig. 38, spectrum values (1) ~ (16) are entered into the maximum value detection unit 10MD per sampling clock sings. and the maximum spectrum value into the maximum value detection unit 10MD per sampling clock sings. and the maximum spectrum value into the maximum register 10FM output 10mmo, to compared in level with the new maximum value im which is the maximum register 10FM output 10mmo, is exserted and MI is latched in the register 10FM. In the divider 10DV, normalization is made by an operation of imi/Im. The divider output 10dvo is smoothed by the integrator 101 and supplied as the integrator output 100 which serves as an address for the threshold value memory table 10MT. From the threshold value memory table 10MT, the threshold value TH is selected and read out.

The threshold value control unit GT in Fig. 38 is advantageous when an automatic gain control (AGC) is made in 15 the down-converter unit PD. When the maximum AGC output is in a predetermined level, the spectrum value of each candidate carrier frequency is smaller as the multiplicity of the transmission channel number is greater. Accordingly, when the threshold value 11 its set in association with the integrator output 10th the optimum threshold value TH for the transmission channel number is is selected, thus improving the carrier frequency detection precision.

Fig. 39 shows in detail an example of the arrangement of the synchronizing signal generation unit SC in Fig. 28.

Softwan in Fig. 38 shows in detail and example of the arrangement of the synchronizing signal generation unit SC in Fig. 28.

unit 115, an authmetic operation unit (Jul 114L, an V TCb4 shift register 115FA, an N-b4t shift register 115FA, an multiple of the arrangement of the state of the state

In Fig. 39, whether or not the spectrum values ((1) to ((16) supplied from the threshold judgment unit 28CT are to be entered into the total sum operation unit 12.8 sedected; inthe 16 data sedectors Inth(?) to 11.MH(?) to

2

\$

 $C' = \Sigma_{loc}^{-1} {}^{10} (l(Q) - \Sigma_{loc}^{-1} {}^{0} (ld(1))$

register 11.5FB. In the arithmetic operation unit 11.AL, the total sum operation unit output 11so is subjected to addition with respect to the N-bit shift register output 11stbo, and is subjected to subtraction with respect to the N-x TC-bit shift register output 11stao. Per time point i (i = 1, 2, ...N) in At of time slot, a cost function accumulated value C(i) for time constant TC is calculated and supplied as the arithmetic operation unit output 11alo. In the minimum value detection C(i) in a period of one time slot, is compared with the N-bit shift register output 11stbo in the first comparator 11CP. Only within one time slot, is determined based on the B register output 11 no, and the B register output 11 no at this time is Per sampling clock smpc, the total sum operation unit 11S supplies a cost function of as the total sum operation pling clock smpc. The total sum operation unit output 11so is delayed by a period of TC time slots in the N x TC-bit shift register 11SFA, and the arithmetic operation unit output 11alo is delayed by a period of one time stot in the Noti shift unit 11MD, the A register output 11 no which is a temporary candidate of the minimum cost function accumulated value when the N-bit shift register output 11stbo is smaller, the first comparator output 11cpo is asserted in the HIGH level and the N-bit shift register output 11stbo is latched in the A register 11RA. In the log₂ N-bit counter 11CO, counting up is made per sampling clock smpc to count a period of one time slot (N = 64 points). The count output 11 cuo at the time when the first comparator output 11cpc has been asserted, is latched in the B register 11RB. Accordingly, when the carry output 11car is asserted, the timing (time point i) at which the cost function accumulated value C(i) is minimized unit output 11so. Both the N x TC-bit shift register 11SFA and the N-bit shift register 11SFB are operated at the samlatched in the C register 11RC. Simultaneously, the A register output 11 ao is preset to 1 by the carry output 11 car for detection the minimum value within a period of a subsequent time slot. In the second comparator 110E, whether or not 8 \$ 8

EP 0 779 726 A2

the C register output 1 too coincides with the count output 1 touo, is detected within a period of a subsequent time slot. When a coincidence is detected, the second comparator output deo is supplied as asserted in the HGH level. In the clock regeneration unit CR, the time slot for the second comparator output deo is supplied, thereby to supply the syn-chronizing trigger signal st.

Fig. 46 shows in detail an example of the arrangement of the chock regeneration until GR in Fig. 39. Shown in Fig. 40 are a first comparator 12CP1, a bog. Noti counter 12CO, a data selector 12MP, a second comparator 12CP2, an updown counter 12CUD and an inventer 12VL Here, log. N is equal to 6. Also shown in Fig. 40 are the output deo of the second comparator 11DE in the synchronizing signal generation unit SC in Fig. 39, a first comparator 12CP1 output 12coo, campling dock strong (off which frequency is equal to IAM or 16 MHs in counter 12CD output 12coo, in a data selector 12MP output 12mp, an updfown counter 12CUD output 12cudo, an upper limit value 12sw for the second comparator 12CP2, a second comparator 12CP2 phase output 12con, second comparator 12CP2 phase output 12con and one strong signal signal second comparator 12CP2 phase output 12con and the synchronizing trigger signal st. in the lobg. Nelt counter output 12con and the synchronizing trigger signal st. in the lobg. Nelt counter 12CO and the synchronizing trigger signal st.

is compared with a 6-bit data value 000000 such that the phase information of the synchronizing trigger signal st with respect to the time slot, is detected. More specifically, the first comparator output 12:p10 is supplied on the assumption that the phase is led while the counter output 12:000 has a value from 000001 to 011111, and that the phase is delayed 12svu, 12svd, on the up/down counter output 12cudo integrated per time slot. When the up/down counter output 12cudo deviates from the upper or lower limit value, there are generated a detection output 12cdt and a phase output 12cpd for phase correction. More specifically, when the up/down counter output 12cudo exceeds the upper limit value At this time, the most significant bit (MSB) 12msb of the counter becomes the synchronizing trigger signal st through while the counter output 12cco has a value from 100000 to 111111. In the up/down counter 12CUD, based on the first comparator output 12cp1o, counting-up is made when the phase is led, and counting-down is made when the phase is delayed. In the second comparator 12CP2, a threshold judgment is made, based on the upper and lower limit values 12svu, the phase output 12ctp causes the data selector 12MP to select, at the timing of the counter output 12coo of 000000, the data value 111111, and this data value 111111 is loaded on the log. N-bit counter 12CO, such that a 1-bit lead correction is made on the phase. On the other hand, when the updown counter output 12cudo is below the lower limit value 12std, the phase output 12odp causes the data selector 12MP to select, at the timing of the counter output 12cco of 000000, the data value 000001, and this data value 000001 is loaded on the log₂ N-bit counter 12CO, such that a 1-bit tag correction is made on the phase. Each time phase correction is made, the up/down counter output 12cudo is reset by the detection output 12cdt. The operations above-mentioned are successively repeated such that the inverter 12IV. In the first comparator 12CP1, the counter output 12cco at the timing where the input deo is asserted, 5 8 ĸ 8

the synchronizing brigger signal at its accurately in synchronism with the time slot.

Fig. 41 shows a fining charr illustrating the input/toupur relation in the clock regeneration unit CR in Fig. 40. Even though a litter is generated in the input deo, a stable synchronizing trigger signal at its acquired because of the integration effect produced by the up/down counter 12CUD. It is assumed that the synchronizing trigger signal at its asserted at its rising edges.

3

Fig. 43 shows, for 8 time slots (8 x 256 = 2048 points), the cost function accumulated values C(f) for time constant.

Fig. 45 shows, but 8 synchronizing signal generation unit SC in Fig. 39 when Mis equal to 16 and N is equal to 256 and when two channels shown in Fig. 42 are received. Fig. 51s a view strings to Fig. 43 at the time when two channels shown in Fig. 42 are received. In each of Figs. 43 and 45, no noise is being added:

\$

In Fig. 43, there are obtained cost function accumulated values C(i) broad in dynamic range because the carrier frequencies in the reception channel I and the reception channel 2 do not lovelap each other in the zone actending over two time stots in Fig. 42 such that the randomized property is high. In Fig. 45, however, there are only obtained function accumulated values C(i) narrow in dynamic range because the carrier frequencies in the reception channel 1 and the reception channel 2 overlap each other in the zone extending over two time stots in Fig. 44 such that the randomized property is low.

\$

Fig. 47 shows, for 8 time stots (8 x 256 = 2048 points), cost function accumulated values C(r) for time constant TC = 18 time state in the synchronizing aipral aperated varieties. The Fig. 39 when M is equal to 16 and N is equal to 256 or and when the eduanise shown in Fig. 46 are received. Fig. 49 is a view similar to Fig. 47 at the time when three channels in Fig. 48 are received. In each of TFig. 47 and 48, no roise is being added.

In Figs. 47 and 49 in which the number of reception channels is three, too, there are obtained the results of cost function accumulated values (C) similar to tross obtained when the number of reception channels is two. When the transmission data are enhanced in randomized properly, there are obtained cost function accumulated values C(f) broad in dynamic range. This means that when frequency hopping is made using a Read-Solomon code or the life, cost function accumulated values C(f) broad in dynamic range are obtained as an inevitable consequence.

3

Fig. 51 shows, for 8 time stots (8 x 256 = 2049 points), cost function eccumulated values C(i) for time constant TC = 1 time stot in the synchronizing signal generation unit SC in Fig. 39 when M is equal to 16 and N is equal to 256 and when one channel shown in Fig. 50 is received. Fig. 52 shows, for 8 time stots (8 x 256 = 2048 points), cost function

accumulated values C(i) for time constant TC = 16 time slots in the synchronizing signal generation unit SC in Fig. 39 when M is equal to 16 and N is equal to 256 and when one channel shown in Fig. 50 is received. In each of Figs. 51 and 52, noise (S/N = 8d5) is being added.

As apparent from Fig. 52, on the assumption that, under the environment where noise is present, frequency hopplop is conducted using random transmission data having a series length of M, when the time constant TC is set to a value equal to the product of the number of carrier frequencies M and a positive integer, the generated cost function accomulated values C(I) are stabilized by sufficient averaging, thus stabilizing the syndronizing trigger signal st.

Fig. 53 shows an example of the arrangement of the digital communication apparatus according to the present invention, in which the escillator SG in Fig. 28 is replaced with an escillator SG2 variable in frequency and in which a frequency control signal for supplied from the frequency control signal for supplied from the frequency control unit FC is a scillator SG2. Given to the frequency control unit FC are a threshold judgment unit culput too and a synchronizing brigger signal at.

9

In Fig. 53, the oscillator SG2 is formed of a PLL synthesizer. As far as the oscillator SG2 is highly stable in view of temperature and variable in frequency, high-speed pulling-into-syndronism properties are not particularly required. If the oscillator SG2 is formed with the frequency fixed by frequency multiplication, there occurs an frequency error (1 port to 50 ppm) due to crystal frequency precision. This means that, when the frequency fc of the oscillator SG2 is set to 2448. Mhz and the charmel interval after down-conversion in frequency is set to 2 x Af = S00 kHz, an error of 10 ppm will result in frequency error of about 25 kHz.

*

Fig. 54 shows, in the form of a logarithm, the levels of spurious responses that reception carrier frequency F(k) have to ing frequency bb gives to adjacent frequency bands. When the reception carrier frequency is down-converted in frequency with a frequency error of 25 kHz, a spurious response of about -25dB is generated in the adjacent carrier frequencies F(k-1) and F(k+1). According to the arrangement in Fig. 53, based on the degree of difference in spectrum value, the PPL synthasizer forming the oscillator SQz is controlled in frequency using the frequency control signal foo generated by the frequency control unit FC. Thus, the oscillator frequencies for of a plurality of digital communication as appearable can be unitled. This fowers the influence of spurious responses to improve the carrier frequency detection

Fig. 55 shows an example of the anangement of the digital communication apparatus according to the present invention. Shown at the transmitter T in Fig. 55 are transmission data dt., a frequency election unit 18F, a digital office synthesizer 1DDS, an in-phase-acts rainser 1MD, a 90-phase athiter 18F, a digital officed synthesizer 1DDS, an in-phase-acts rainser 1MD, a 90-phase athiter 18F, as nature 1ADD as and a power amplifier 14F. Shown at the receiver R in Fig. 55 are a brand-pass fitter 1BF, a low moise amplifier 11MD a mixer 1MR, a low-pass fitter 11F, a mature and a more activated a mixer 1MR, a low-pass fitter 11F, and automatic gain controller (AGC) 1AGC, an AD converter 1AD, a discrete Fourier transform (DFT) operation unit 1DFT, a window control unit 1MC, a level judgment unit 1DT and reception data dt. Ado shown in Fig. 55 are an antierna 1AT, an artenna switch 15M, a first oscillator 15GA to generating a reference oscillating signal having requency to 21, a third coolietor 15GC for generating a reference oscillating signal having document noise (PN) generator 1PN and a selector 15L.

lating frequency according to low-speed hopping of the desired sub-band, in the transmitter 1, the frequency selection unit 1SF determines the frequencies according to the transmission data dt. The digital direct synthesizer 1DDS generetes, bassed on the frequencies thus determined, base band signals of two series for in-phase-axis components and In the digital communication apparatus in Fig. 55, there is used an MFSK mode or a code multiplexing MFSK mode using M carrier frequencies per sub-band, M being an integer not less than 4. The digital communication apparatus in Fig. 55 is arranged such that when transmission data ch are entered into the transmitter T, a transmission signal is sup-plied per time stot and that when a reception signal is entered into the receiver R, all the received frequencles are supplied per time stor. The antenna 1AT and the antenna switch 1SW form a front end unit. The three oscillators 1SGA, 1SGB, 1SGC, the PN generator 1PN and the selector 1SL form a reference oscillator unit for changing the local oscilquadrature-axis components. A modulation unit composed of the In-phase-axis mixer 1MI, the quadrature-axis mixer 1MO, the 90° phase shifter 1PS and the adder 1ADD, orthogonally modulates local oscillating frequencies according to the two-series base band signals. The power amplifier 1PA executes a signal amplification such that the output of the modulation unit is supplied from the front and unit. In the receiver R, the band-pass (liter 1BFR limits in band a reception signal entered from the front and unit. The low noise amplitier 1LNA amplities, by predetermined gain, the signal limited in band. A down-converter unit formed of the mixer 1MR converts in frequency an output of the low noise amplifier 1LNA to a low frequency band using the local oscillating frequencies. The low-pass filter 1LFR takes out, from an output of the down-converter unit, a signal component for a 1/2 band width of the sub-band. The AGC amplifier 1AGC amplifies an output of the low-pass filter 1LFR up to the normalization level. The A/D converter 1AD converts an output of the AGC emplifier 1AGC into a digital value. In the DFT operation unit 1DFT, an output of the AD converter 1AD is subected to a discrete Fourier transform (DFT). In the window control unit 1WC, the DFT window is synchronously controlled based on an output of the DFT operation unit 1DFT. The level judgment unit 1DT supplies reception frequency data dr obtained by judging in level the output of the DFT operation unit 1DFT. 8 8

The following description will discuss the operations of the respective units in the arrangement in Fig. 55 in which

₫

EP 0 779 726 /

M is equal to 8 and three sub-bands are to be hopped at low speed.

In the frequency selection unit 1SF in the transmitter T, serial transmission data of are divided, for each period of one time stort. Into blocks each haring logy, Mibits, in the digital direct synthesizer 1DDS, according to the signal from the window control unit 1WC, base band signals BI(N) and BQ(N) (k = 1, 2,, M) for in-phase axis and quadrature axis, are supplied, in synchronism with the lime stor, for each block according to the following equations (9) to (12):

BI (k = even number) = cos (2π x Δf x (2k - 1) x t)

5

Ξ

The PN generator 1PN generates a pattern for hopping a sub-band at low speed. In the selector 1SL, there is selected, based on the pattern thus generated, one of the frequencytes of the three oscillators 1SQA, 1SQB, 1SQC, i.e., i.e., i.e., 1.e., 1.e.,

ĸ

The frequency interval between fc_a1 and fc_b1 and the frequency interval between fc_b1 and fc_c1 are sat to M x 4 x ∆1 such that the sub-bands are maintained as orthogonal. The orthogonal modulation signal W is amplified by the power amplifier 1PA and then supplied from the sorthogonal modulation signal W is amplified by the power amplifier 1PA and then supplied from the substant 1AT through the antenna switch 1SW.

Fig. 56 shows the arrangement of frequencies of the three sub-bands Sa1, Sb1, Sc1, at certain time, used in the digital communication apparatus in Fig. 55. A signal received from the anterna 1AT, is entered into the eceiver R terough the anterna switch 1SW, in the receiver R, the band-pass filter 1BFR takes out the signal components in the desired band alone. The low noise amplifier 1LMA amplifier by predeterinding gain, the signal components thus taken.

In the mixer 1MR, the output of the low noise amplifier 1LMA is down-converted to a base band requency band using, out of the frequencies (fc_a1, fc_b1, fc_c1) of the three oscillators 1SQA, 1SQB, 1SQC, the frequency which is syndric or the time of the frequency which is syndric than 1SQA, 1SQB, 1SQC, the frequency which is syndric than 1SQA in the time of the frequency which is syndric than 1SQA in the arrangement of the frequency which is syndric than 1SQA, 1SQB, 1SQC, the frequency which is syndric than 1SQA in the first than 1SQA in the firs

chronized with the low-speed hopping patien of the desired sub-band.

Fig. 57 shows the frequency arrangement obtained after the first sub-band Stal has been down-converted using the frequency for all files sub-band Stal has been down-converted using the frequency arrangement obtained after the second sub-band Stal has been down-converted using the frequency to file files. 57 to 59, a broken line shows the frequency arrangement obtained after the hird sub-band Stal has been down-converted using the frequency for all files. 57 to 59, against components not greater than the quency obtained site of the key-pass titler 1LFh. In each of Figs. 57 to 59, against components not greater than the inquency obtained sets on the basis of the DC (044-b) point, but are arranged in gape between frequencies not at least lines the manitained. After down-conversion, a 12 band width of the sub-band is state out by the low-pass titler 1LFR, arraplified up to a predetermined level by the AGC amplifier 1AGC and then converted into operation with the orthogonal window control unit 1WC, the reception frequencies are determined by the level judgment optain neception data dr.

Thus, according to the arrangement in Fig. 55, even in the environment where simultaneous communications are so conducted with a plurality of sub-bands, frequencies in the sub-band arround a specific frequency can be detected using a low earraining-rate discrete Fourier transform capeable of processing a 172 band width of a sub-band. This can also be applied to the case where the number of sub-bands its 2 or not less than 4.

Fig. 60 shows a modification of the arrangement in Fig. 55. In the arrangement in Fig. 60, there is used a reference oscillation unit composed or one oscillator 150,3, a phase locked loop of culti 1PLL and a PN generator PNL This arrangement achieves a low-speed hopping having an overlap of sub-bands. The operations of other units are the same as those in Fig. 55. More specifically, the digital communication apparatus in Fig. 60 is arranged to use an MFSK mode or a code multipleoting MFSK mode, using Microscutive carrier frequencies randomly selected por predetermined time interval Lithis Mas tot on integer not less than 4. Here, the time interval Lis a value equal to the product of a period of one time stot T (= 1/4) and a positive integer.

Fig. 61 shows the arrangement of frequencies of two sub-bands Sa2, Sb2, at certain time, used in the digital communication apparatus in Fig. 60 in which M is equal to 8 and eight consecutive carrier frequencies are to be randomly selected out of 16 carrier frequencies. The 16 carrier frequencies are orthogonally disposed at frequency intervals of 4 Fig. 62 shows the frequency arrangement obtained after the first sub-band Sa2 has been down-converted using the frequency fc_a2, and Fig. 63 shows the frequency arrangement obtained after the secord sub-band Sk2 has been down-converted using the frequency fc_b2, in each of Figs. 62 to 63, a broken line shows the frequency characteristics of the low-pass filter 1LFh. According to the arrangement in Fig. 60, even in the environment where stimultaneous communications are conto ducted with a futually or sub-bands, frequencies in the sub-band around a desired frequency can be desected using a low sampling-rate discrete Fourier transform capable of processing a 1/2 band width of a sub-band. This can also be applied to the case where th number of sub-bands is not less than 3.

Fig. 64 shows a modification of the receiver R in Fig. 55 with M equal to 16. In Fig. 64, the reference oscillation unit in Fig. 55 in replaced with a single oscillator TSG. That is, the number of the sub-bancie sequal to 1. In Fig. 64, three is entering a first 1, AT2, AT3 are disposed as spatially expansed from one another what the sking influences are independent from one another (without any correlation). The receiver R comprises diversity branches TDB1, TDB2, a selector TSLD, a frequency detection unit TPR having 16 processing units, a level judgment unit TDT, a window comfort unit TVG and at time TTM. Also shown in Fig. 64 is a lime seld synthonizing signal Two. Each of the three diversity branches TDB1, TDB2, TDB2 comprises a branches site IBF1, a low noise amplifier 1UM4, a mixer 1MR1, a tow-pass filter 1LF4, an AGC amplifier 1AGC and an AD converter 1AD. These three diversity branches TDB1, TDB2, TDB2 compressing the signals received from three spatially separated points to low fre-

quency bands, thus supplying 3-sequence base band signals.

quency bands, thus supplying 3-sequence base band signals.

If g. 65 shows in detail an example of the arrangement of one operation unit in Fig. 64. The operation unit 7PR(t) in Fig. 65 comprises a cosine-were memory 13CRM, a sine-were memory with a single operation unit 7PR(t) having the arrangement above-memboned, there are achieved both a correlation operation for the desired frequency out of the 16 frequencies and a signal intensity calculation using the result of the correlation operation. That is, there are accumulated orongies correlation values for one time sixt between the base band signal after A AD conversion from the selector 7SLD and the cosine and sine waves of the desired fre- so quency. Based on the accumulated 2-sequence components, the signal intensity is calculated by an operation of the absolute values of complex numbers.

Figs. 66A, 66B and 66C show the frequencies received by the three diversity branches 7DB1, 7DB2, 7DB3 under the influence of Itading. The broken line in Fig. 66A shows the neception characteristics of the first diversity branch 7DB1, the broken line in Fig. 66B shows the reception characteristics of the second diversity branch 7DB2 and the broast line in Fig. 66C shows the reception characteristics of the first diversity branch 7DB2. The frequency detection unit 7PR formed of 16 operation units, calculates the frequency levels for the first diversity branch 7DB1. In Fig. 66A, the first is eighth requencies cannot be received due to lading influence. Accordingly, through the selector 7BLD, the time 1TM charges the assignment of a diversity branch 1DB1 in Fig. 66A, the first is a determined period of time. That is, the second diversity branch 7DB2 is assigned to the list to eighth operation or units. In Fig. 66B, the sixth to eighth frequencies cannot be neceived the total organized the selector 7SLD, the time 1TM assigns the first to fifth requencies cannot be neceived to the find influence. Through the selector 7SLD, the time 7TM assigns the time diversity branch 7DB3 to the first to fifth operation units after a subsequent predetermined period of time. This enables the first to fifth requencies to be received by the third diversity branch 7DB3 as shown in Fig. 66C.

As discussed in the foregoing, the arrangement in Fig. 64 enables frequencies to be received with no fading influ-45 ence exerted one each operation unit. When two or more diversity branches are disposed, similar effects can be produced. When the escillator TSG is replaced with a reference oscillation unit in Fig. 55 or 60, similar effects can be proproduced even with a purelity of sub-bends. When fading varies relatively at high speed, the switching period of time of the timer TTM may be shortened.

Fig. 67 shows a digital communication apparatus to be used for a digital communication system in which a plurality of digital communication apparatus states a time size and an extension of digital communication apparatus states as the size and in which a half-duplex data communication in made using an MESK made or a code multiplianing MESK made. This digital communication apparatus is characterized in that a regenerative synchronizing signal is generated for a synchronize control of the time stot by a feedback control, in the reception mode, based on the detected phase error and by a feedbaward control, in the transmission mode, based on the phase error and by a feedbaward control, in the transmission mode, based on the phase error and by a feedbaward control, in the transmission mode, based on the phase error and the start of transmission. Shown in Fig. 67 are an anterna swirch 165W, a DFT as window control unit 16WC, a mode control signal 16rcs. The anterna 14T is commonly used in both the transmission and reception modes through the anternassion signal and in the inferior and reception modes through the anternas swirch 16SW, and used in time division according to the mode control signal feet, from the window control unit 16WC is used for controlling the digital direct symbolization. The transmister T and the DFT operation unit 16DFT in the

EP 0 779 726 A2

receiver R such that the synthesizer 100S and the unit 160FT are operated in synchronism with the time slot.

Fig. 68 shows in detail an example of the arrangement of the window control unit 16WC in Fig. 67. Shown in Fig. 68 are a timing detection unit 17TMD, a phase error memory unit 17PED, a timer 17TM, a phase error memory unit 17PEM a crystal oscillator 17CSQ, a phase error correction unit 17PEC and a time stot edge information 17649.

17FEM, a crystal oscillator 17C8.3, a phase error correction unit 17FEC and a time sitot edge information 17edg.

When the mode corruct signal ifend is negated, the timing detection unit 17TMD takes out, from the DFT operation unit output 164ths, the time sid edge information 17edg which undergoes a momentary change (presenting a litter). The phase error detection unit 17FED detects a time-everage phase error between the current regenerative synchronizing signal 16se and the timing detection unit output 17edg, in the phase error memory unit 17PEM, the phase error thus detected is stored as rewritten at predetermined time intervals. The timer 17TM controls the phase error correction unit 17PED at predetermined time intervals on the basis of an output of the crystal oscillator 17C8G.

Fig. 69 shows the fiming chart of the operations of the window control unit 16WC when the mode control signal 16md is asserted. When the mode control signal 16md is asserted from the LOW level to the 1fiGH level, the time 17TM controls the phase error detection unit 17PE but that there is calculated the latest offset phase error generated is na predetermined period of time 1s after the phase error has been corrected. The phase error thus cabbusite is strong as a reference phase error in the phase error memory unit 17PEM, and then held in a unrewritable manner. In the transmission mode, the time 17TM causes the phase error correction unit 17PEC to teachward-control, per period of time 15s, the correction of the correction sphase error. When the mode control signal 16md is negated and the digital communication apperatus is returned to the reception mode, the appearatus is returned to the feedback-control of the

As discussed in the toregaing, according to the arrangement in Fig. 67, it is possible to maintain a network synchronization at the time when there is made, using the common antenna, a code division multiple access (CDMA) as done in an FHAMFSK mode in the same frequency band.

Fig. 70 shows an example of the arrangement of the digital communication appearatus according to the present as invention. In Fig. 70, the bransmitter T comprises a coding unit SO0, a convolutional coder SO1, an interleaver SO2, an FH coder SO3, a switching unit SO4 and an Marcy independent appeal transmission unit SO5. The receiver R in Fig. 70 comprises a decoding unit R00, an Mary independent signal reception unit R01, an operational mode control unit R02, an H H decoder R03 as whithing unit R04, a majority decoder R05, a deintenteaver R08 and a Villand decoder R07. In the transmitter T, the convolutional coder SO1 supplies, to the interleaver SO2, a convolutional code sequence

In the transmitter T, the connotutional coder S01 supplies, to the interleave S02, a connotutional code sociaerce as according to an entered information sequence. The connotutional coder S01 and the interleave sogie, to the input information sequence, invalineability is mandom errors and burist errors. An interleave sequence supplied by the interleave sequence to be coded using a multiplearing code such that one word is exterded to L words. Here, it is noted that M is an integer not less than 2 and L is an integer not greater than M. An FH wode sequence supplied by the FH coder S03 is given to be whiching unit S04. The switching unit S04 selects, as a transmission sequence the FH code sequence when the switching signal instructs otherwise. The M-ary independent signal transmission unit S05 supplies, per time stot, a transmission signal control unit Not sequence in Mindependent signal transmission sequence (M-ary sequence) supplied from the switching to the transmission sequence (M-ary sequence) supplied from the switching unit S05 supplies, per time stot, a transmission sequence (M-ary sequence) supplied from the switching unit S05.

In the receiver R, the M-ary independent signal reception unit R01 supplies, as a threshold judgment pattern, the results obtained by conducting a threshold judgment on the intensity values of the M frequency components of the reception eighed. The threshold judgment pattern is given to the operational mode control unit R02 budges the multiplicity based on the threshold judgment pattern is and the switching unit R04. The operational mode control unit R02 budges the multiplicity based on the threshold judgment pattern. The production when the intensity is not less than 2, and a switching signal for instructing to execute the FH cooling/decoding when the multiplicity is not less than 2, and a switching signal for instructing unit R04 selects the FH decoding and the multiplicity is oqual to 1. The FH decoding pattern. The switching unit R04 selects the FH decoding pattern when the switching of lo execute the FH decoding pattern. The switching unit R04 selects the FH decoding pattern when the switching selected by the switching unit R04, and determines one word out of M different candidate words, which is then supplied as a majority decoding sequence. The determines one word out of M different candidate words, which is then supplied as a majority decoding sequence. The detinterleave R05 supplies, as an information sequence, the result of interference releases of the majority decoding sequence. The Vietral decoder R07 supplies, as an information sequence, the result of error correction of the definition of the result of error correction of the definition.

Fig. 71 shows in detail an example of the arrangement of the convolutional coder SO1 in Fig. 70 in which the coding rate is set to 1/2 and the constraint length is set to 7. In Fig. 71, there are disposed delay units SO31 to SC08 and addres SCO7 to SC14 to calculating an exclusive OR. The convolutional coder SO1 codes a given information sequence by convoluting, using the adders SCO7 to SC14, past information sequences stored in the delay units SCO1 to SC08, and then supplies the coded result as a convolutional code sequence.

Fig. 72A and Fig. 72B respectively show in detail examples of the arrangements of the interleaver SOI2 and the definited exert SOI to SL, parallel-th-secrial converters. SI to SL, parallel-th-secrial converters SI to RI, parallel-th-secrial converters SI, RI baving a length of SL is noted that B is a positive integer. In the interleaver SO2, a convolutional code sequence entered in 2-bit parallel is converted, by the secrial-to-parallel converters SI1, SI2, into a 4-bit parallel sequence, entered in 2-bit parallel is converted, by the secrial-to-parallel converters SI1, SI2, into a 4-bit parallel respectively having different lengths. This causes the respective bits to be arranged as dispersed in the sitted features. SI3, SI4, SI5 respectively having different lengths. This causes the respective bits to be arranged as dispersed through the strift registers RI2, RI4, RI5 disposed in the firme direction are returned back, and whost did as are converted into serial data by the parallel-to-serial converters RI1, RI2, this terming a 2-bit parallel delinterinate sequence. The value of B is set such that errors in the bransmission line are sufficiently disposed in the firme direction, as the set value of B is greater, the finulementality to burst error is stronger.

Fig. 73A and Fig. 73B respectively show in detail examples of the arrangements of the FH coder S03 and the FH decoder S03 in FH. 70. Shown in Fig. 70 and the FH and the M. multiplexing code social Fig. 70. Shown in Fig. 70 and example for the substact of FH modulo M. multiplexing code addition modulo M or the interference sequence and the multiplexing code supplied from the multiplexing code sequence or SP2, and the addition result is supplied as the FH code sequence. This causes one word of the interleave sequence to SP2, and the addition result is supplied as the FH code sequence. This causes one word of the interleave sequence to be divided into Line elements such that Litine alements but the supplied of sequence to be divided into Line elements such that Litine alements and stapplies the substacts (inversely spreads) the included from the multiplexing code supplied from the multiplexing code generator FF2, from each of the level values of the threshold judgment pattern, and supplies the subtraction results to the majority logic judgment unit RF3. Based on the output of the subracter RF1, the majority logic judgment unit RF3 based on the output of the subracter RF1, the majority logic judgment unit RF3 pdgs appeared to the level value containing the most numerous time elements as a proper level value, and then supplies the judgment result as the FH decoding pattern.

ĸ

8

\$

2

Figs. 74A, 74B, 74C respectively show examples of the interleave sequence matrix, multiplacing code matrix and fire doe equence matrix in the FH codes 9203 in Fig. 73A, 75B, 75C, 75D, 75C, 75C respectively show examples of the threshold judgment matrix in feel for 37B. 75B, 75C, 75D respectively show examples of the threshold judgment matrix in food ematrix, judgment matrix and FH decoder R03 in Fig. 73B. The judgment matrix in food ematrix, judgment matrix and FH decoder R03 in Figs. 74B. The judgment matrix in figs. 75C represents an output of the subcoder RFI. In Figs. 74B and 75, crosses show the level values per word of each sequence when M is equal to 16 and L is equal to 8, and circles and 75, crosses show the level values of an undesired sequence resulting from other uses in the FH decoder RR3. The freshold judgment patrian matrix in fig. 75C control the level values of the desired sequence to be randomly dispersed in the level direction as shown in the judgment matrix in CF 73C. Accordingly, there is obtained, by the majority logic judgment will RF3, the FH decoding pathern extra the desired sequence as shown in Fig. 75D. In the threshold judgment patrian, however, a level value which is not to be present, is generated due to notise on a spurious response, and a level value which is to be present, is generated due to notise on a spurious response, and a level value which is to be present, is exased due to miss detection. In this connection, there are instances where the result of majority judgment is encourage or where a majority judgment is made on each bit by the majority decoder R07 in Fig. 70 executes an error correction. When the majority judgment is made on each bit by the majority decoder R05 in Fig.

Figs. 78A and 78B respectively show in detail examples (M = 16) of the amangements of the M-ary independent signal transmission unit S05 and the M-ary independent signal reseption unit R01 in Fig. 70. Shown in Figs. 78A and 78B are a tone generate SMI, an up-converter SMZ, band pass iflers RM01 to RM16 respectively having center the quencies it to the intensity detectors RM17 to RM22 and threshold Judgment units RM33 to RM46. The M-ary independent signal transmission unit S05 executes an MFSK modulation on a hexadecimal transmission sequence, and the M-ary independent signal transmission unit R01 executes an MFSK demodulation on a reception signal, in the M-ary independent signal transmission unit S05 that the none generate SMZ demodulation on a reception signal in the M-ary independent signal intensision unit R01. The none generate SMZ pulls the frequency tones up to the desired band, which is then supplied as a transmission unit R01 to the M-ary independent signal intensities of unit to the form the reception unit R01, the band pass fitters RM01 to RM16 take out frequency components It to tife from the reception signal. The intensity exceeds the make a fittershold judgment pattern is set to 1 when the signal intensities of the frequency components. The threshold judgment units RM33 to RM46 make a fittershold judgment pattern is set to 1 when the signal intensities of the freshold judgment pattern is set to 1 when the signal intensities of the demandent pattern is set to 1 when the signal intensities of the demandent pattern is set to 1 when the signal intensities of the demandent pattern is set to 1 when the signal intensities of the demandent pattern is set to 1 when the signal intensities of the demandent pattern is set to 1 when the signal intensities of the demandent pattern is set to 1 when the signal intensities of the demandent pattern is set to 1 when the signal intensities of the demandent pattern is set to 1 when the signal intensities of the demandent pattern is set to 1 when the signal intensities

8

Fig. 77 shows in detail an example of the arrangement of the operational mode control unit RD2 in Fig. 70. Shown In Fig. 77 are a multiplicity judgment logic RW1, a shift register RW2, an adder RW3 and a changeover judgment unit RW4. The operational mode control unit R02 in Fig. 77 makes a judgment based on the threshold judgment pattern

23

EP 0 779 726 A2

whether the multiplicity is singular or plural, and supplies a binary switching signal to be entered into the two switching units SQ4, Robin fire TD. Where specifically, the multiplicity ledge (RW1 supplies a logical value of 'TD when the Hamming weight of the threshold judgment patient (the number of this seath researching a value 1) is equal to 0 or 1, and a logical value of 'T' when the Hamming weight is not less than 2. The logical value 'D' represents that the multiplicity place (signals and the project value of 'T' when the Hamming weight is not less than 2. The logical value 'D' represents that the multiplicity is plural. However, there are instances where the plicity is singular, while the logical value 'T' represents the multiplicity is plural. However, there are instances where the plicity here displayed in an accounted to noise or a spanious separan in the form of suchle variations. To remore such variations to enhance the reliability of operational mode control, the operational mode control unit RO2 in Fig. 77 is so arranged as to adopt, out of two (singular and plural) judgment values of multiplicity indigment value of multiplicity indigment value of multiplicity the unit and plural is sorted from the multiplicity judgment to the sorted on multiplicity indigment value and multiplicity the plural in sorted from the multiplicity judgment to the set of sorted sorted on the sorted on the set of sorted and sorted on the set of the noisial value 'T' has the noisial value 'T' when the logical value 'T' in the n logical value 'T' spoes's more often than the logical value 'T' spoes's more often than the logical value 'T' spoes's more often.

Fig. 78 shows in detail an example of the arrangement (M = 16) of the majority decoder RDS in Fig. 70. Shown in Fig. 78 shows in detail an example of the arrangement (M = 16) of the majority decoder RD3 to RD42 and COTT.

Fig. 78 are advanced RD01 to RD08 and compenations RD98 to RD42. In the compenations RD09 to RD42, each of x and y refers to a 4-bit (batel 8-bit) comperator input, and each z refers to a 1-bit comperator output. In Fig. 78, each of the numerals put to the 16 lines. Auxiliary from the switching unit R04 represents, in a brinary notation, the word value of 20 the corresponding line. In an ideal environment, a detection value of 17* indicative of a reception word appears only on one line out of the 16 lines. Auxiliarly, however, the describon value of 17* indicative of a reception word appears only on one line out of the 16 lines. Auxiliarly, however, the describon value of 17* indicative of a reception word appears only on one line out of the 16 lines. Auxiliarly indexed. The calculated Hamming weight has a value of any of 0 to 8, and responses the probability that as each of the bits forming one word is equal to 0 0 1. Note specifically, each of the four compensors RD39 to RC12 judges which input it is large out of the inputs from two corresponding adders, and supplied to a word being equal to 0, is equal to the bits forming one word being equal to 0; so quale to the bits forming one word being equal to 0; so quale to the bits forming one word being equal to 0; so quale to the bits forming one bits is in fight. Therefore, it cannot be said which probability is higher. That is, the bit for which y 6 acts bit being equal to 1 in the probability of each bit has anne under entire about to the probability of 0 appearing is equal to 1 the probability of 0 appearing is equal to 1 the probability of 0 appearing is equal to 1 the probability of 0 appearing is equal to 1 the probability of 0 appearing is equal to 1 the probability of 1 arroadring 1. Therefore, the probability of 1 appearing the pure and

equal to the probability of 1 appoaning), z may be equal to 0 with the same performance provided. The throgologic has discussed in detail examples of the arrangements of the respective compounts of the digital communication appearates in Fig. 70. According to the arrangement in Fig. 70, when the convolutional coder S01 and the interleaver S02 are used as combined with each other in the transmission data are randomized, that producting a transmission signal having an even frequency distribution. In the receiver R. the majority decoder R05 makes a majority judgment on each of the bits farming a word, threety to determine the maximum likelihood word. This reclues errors which result from an undeterminable bit it is noted that the values of M and L are not limited to the example are not limited to the values in the examples above-mentioned. Each of the adder SF1 and the subtracter RF1 may be replaced with a citation of calculating an exclusive OR per bit. In such a case, the adder and the subtracter have the same directil arrangement.

\$

Fig. 79 shows a modification of the anangement in Fig. 70. In Fig. 79, a burst eignal component removal circuit R08 is disposed downstream of the Mary independent signal reception unit R01.

Fig. 80 shows in detail an example of the arrangement of the burst signal component removal circuit R08 (M = 16). Shown in Fig. 80 are a burst detection circuit RB01, a burst removal circuit RB02, 16 bits Bit to Bits forming a threshold judgment pattern and 16 bits BO1 to BO16 forming a burst removal pattern. The threshold judgment pattern B11 to B116 corresponds by 16 cannier requencies. Each bit presents a value of '1' when the corresponding carrier frequency is not received. The burst detection circuit RB01 so judges whether or not a value of '1' appears in the form of a burst for the hreshold judgment pattern bits B11 to B116, and supplies the results as a burst judgment pattern. The burst retraveral circuit RB02 regards, out of the bits of the threshold judgment pattern, the bit judged as a burst, as a state detection bit resulting from a single carrier jarmning ware, and then changes the value of such a bit to '0' for invalidating the same. As an exception, however, when all the bits or the bits not judged as bursts are equal to 0, the bits are not invalidated and the threshold judgment pattern B11 to B116 is so used, as it is as a burst single value of such a B11 to B116 is used.

Fig. 81 shows in detail an example of the arrangement of each of the 16 burst detection units forming the burst detection circle. RBO1 in Fig. 80. Shown in the burst detection unit RBO1(i) in Fig. 81 are a shift register RBO3, an adder ABO4, a burst judgment unit RBO1(in Fig. 81 are a shift register RBO3, each bit 81 of the furst pudgment pattern and each bit 4 of the burst judgment pattern and each bit 4 of the burst judgment pattern and supplies, to pattern. The shift register RBO3 successively delays the bits 81 forming the threshold judgment pattern and supplies, to

lates the Hamming weight of the p-bit parallel sequence. The burst judgment unit RB05 judges which is larger, the result of the adder RB04 or an integer q. Thus, the burst properties of the value "1" are judged. Here, q is an integer not less than 0 and not greater than p. More specifically, j is equal to 1 when the adder output is larger than q, and j is equal to the adder RB04, the results as a p-bit parallel sequence. Here, p is an integer not less than 2. The adder RB04 calcu 0 when the adder output is not greater than q.

16 bits J1 to J16 forming the burst judgment pattern, 16 bits BO1 to BO16 forming the burst removal pattern, 16 bits NB1 to NB16 forming a non-burst detection signal and a burst bit invalidating signal DEL Fig. 83 shows in detail an example of the arrangement of each of the 16 burst removal logic units RB06. Shown in Fig. 82 shows in detail an example of the arrangement of the burst removal circuit RB02 in Fig. 80. Shown in Fig. 82 are burst removal logic units RB06, an OR circuit RB07, 16 bits B11 to B116 forming the threshold judgment pattern,

Fig. 83 are inverter circuits RB11, RB12, AND circuits RB13, B14, RB15, each bit B1 of the threshold judgment pattern, each bit J of the burst judgment pattern, the burst bit invalidating signal DEL, each bit BO of the burst removal pattern and each bit NB of the non-burst detection signal.

2

each burst removal logic unit RB06 as the burst bit invalidating signal DEL. More specifically, the burst bit invalidating signal DEL instructs to each burst removal logic unit RB06 that, when at least one of the values of the non-burst detec-J is equal to 1. Then, the logical OR of the 16 bits NB1 to NB16 forming the non-burst detection signal, is supplied to tion signal bits NB1 to NB16 is equal to 1, the burst bit is invalidated. Each burst removal logic unit RB06 causes BO to Each burst removal logic unit RB06 in Fig. 82 generates a non-burst detection signal NB based on the threshold judgment pattern BI and the burst judgment pattern J. NB is equal to BI when J is equal to 0, and NB is equal to 0 when 5 8

be equal to 0 when DEL is equal to 1 and J is equal to 1, and causes BO to be equal to BI otherwise.

Thus, according to the arrangement in Fig. 79, the burst signal component removal circuit R08 removes consecutive constant signal components, thus lowering the influence of a jamming wave in a specific frequency band.

Fig. 84 shows a further modification of the arrangement in Fig. 70. In the decoding unit R00 in Fig. 84, a puncture signal generator R09 is disposed downstream of the switching unit R04, a deinterleaver R10 is disposed downstream ĸ

of the puncture signal generator R09, and a Viterbi decoder R11 is arranged to process a puncture signal input.
Fig. 85 shows in detail an example of the arrangement of the puncture signal generator R09 (M = 16). Shown in
Fig. 85 are edders RC01 to RC08 and comparators RC13 to RC16. In the comparators RC13 to RC16, each of x and tors RC13 to RC16 form a 4-bit puncture signal. That is, the puncture signal generator R09 is arranged to display an undeterminable bit. More specifically, when a certain bit of a puncture signal is equal to 1, the corresponding bit of an y refers to a 4-bit comparator input, and each eq refers to a 1-bit comparator output. Except for the operations of the comparators RC13 to RC15, the puncture signal generator R09 is the same as the majority decoder R05 shown in Fig. 78. Each of the four comparators RC13 to RC16 compares the inputs from the two corresponding adders with each other, and supplies 0 as eq when x is not equal to y, and 1 as eq when x is equal to y. The outputs of the four comparaoutput of the majority decoder R05 is an undeterminable bit. 8

As shown in Fig. 84, to maintain the corresponding relationship with the sequence obtained by the majority decoder ROS, the puncture signal is processed by the deintenleaver R10 having the inside amangement identical with that of the deinterteaver R06, and is then entered into the Viterbi decoder R11 as a deinterteave-puncture signal. While a bit des-ignated by the deinterteave-puncture signal is handled as an erasure bit, the Viterbi decoder R11 executes a Viterbi of the majority decoder R05 is "O" or "1", such an output bit is handled as erasure without any judgment forcibly made thereon. Thus, a more accurate error correction can be made. Since the Viterbi decoding of a punctured code is an decoding on the sequence supplied from the deinterleaver ROS. Thus, when it is difficult to judge whether an output bit already established technique, the detailed description thereof is here omitted. 3 \$

puncture signal generator R09, is regarded as an erasure bit in the Viterbi decoder R11, enabling an error correction to Thus, according to the arrangement in Fig. 84, the undeterminable bit designated by the puncture signal from the be made more efficiently. Fig. 86 shows a further modification of the arrangement in Fig. 70. In the decoder R00 in Fig. 86, a mutti-level decoder R12, a multi-level deinterleaver R13 and a soft decision Viterbi decoder R14 are disposed downstream of the switching unit R04 Fig. 87 shows in detail an example of the arrangement of the multi-level decoder R12 (M = 16). Shown in Fig. 87 are adders RC01 to RC08 and comparators RC17 to RC20, each of x and y refers tors RC17 to RC20, the multi-level decoder R12 is the same as the majority decoder R05 shown in Fig. 78. Each of the four comparators RC17 to RC20 executes an operation of the following equation (14): to a 4-bit comparator input, and each mz reters to a 3-bit comparator output. Except for the operations of the compara-

8

8

ş

The outputs of the four comparators RC17 to RC20 form a multi-level decoding sequence, more specifically, a 12bit 3-level decoding sequence. As compared with a binary judgement made in each of the comparators of the majority decoder R05 in Fig. 78, each of the comparators of the multi-level decoder R12 in Fig. 87 makes an octal decision (soft

Accordingly, the possibility of a decoding bit being equal to "O" or "1", is displayed more finely. As the value of mz is larger, the possibility of a decoding bit being equal to "1" is greater, and as the value of mz is smaller, the possibility of the decoding bit being equal to "0" is greater.

deinterleavs sequence. This soft decision Viterbi decoder R14 has an error-correcting capability higher than that of the sion Viterbi decoder R14. The soft decision Viterbi decoder R14 executes a soft decision decoding of the 3-level leaver R06 in Fig. 72B. This multi-level deinterleaver R13 supplies a 6-bit 3-level deinterleave sequence to the soft deci Viterbi decoder R07 in Fig. 70. Since the soft decision Viterbi decoding is a known technique, the detailed description deinterteaver R13 is formed of three deinterleavers each having the same inside anrangement as that of the deinter 33 As shown in Fig. 86, a 3-level decoding sequence is supplied to the multi-level deinterleaver thereof is here omitted. 5

Thus, according to the arrangement in Fig. 86, a soft decision Vitarbi decoding is executed on that sequence from the multi-level decoder R12, on which a soft decision has been made in multiple levels, thus achieving a more efficient error correction. It is noted that the number of soft decision levels in the multi-level decoder R12 is not limited to the numeral in the above-mentioned example, or 3.

PN-sequences PN1 to PN16, and supplies "1" when the correlation value thus calculated exceeds a predetermined threshold value, The threshold value, and "0" when the correlation value does not exceed the predetermined threshold value. The threshold value is so set as to be smaller than the self-correlation value of the corresponding PN-sequence and larger than the out of the PN sequences generated by the PN- sequence generators SP1 to SP16, a sequence corresponding to the value of a transmission sequence, and supplies the sequence thus selected as a transmission signal. The M-ary independent signal reception unit R01 in Fig. 88B comprises PN-sequence generators RP1 to RP16 for respectively generating different PN sequences PN1 to PN16 and correlation units RP17 to RP32. Each of the correlation units RP17 to RP32 calculates the correlation value between the received signal and the corresponding PN sequence out of the 16 Figs. 88A and 88B respectively show modifications of the arrangements in Figs. 78A and 76B (M = 16). The M-ary Independent signal transmission unit 805 in Fig. 88A comprises PN-sequence generators SP1 to SP16 for respectively generating different pseudorandom noise (PN) sequences PN1 to PN16, and a switch SP17. The switch SP17 selects mutual correlation value with respect to each of other PN sequences. 5 8 ĸ

According to the arrangements in Figs. 88A and 88B, a coder and a decoder each of the direct spread (DS) type can be achieved. As the correlation units RP17 to RP32, SAW convolvers may be used.

Fig. 89 shows a further modification of the arrangement in Fig. 70. In Fig. 89, the two switching units S04, R04 in Fig. 70 are omitted. Shown in Fig. 88 are an FH coder S08, an operational mode control unit R15 and an FH decoder. R16. These circuit blocks are different in inside arrangement and operation from the corresponding circuit blocks 503. Sec. R03 in Fig. 7. A switching signal from the operational mode control unit R15 is supplied to the FH cooker S06 and the FH decoder R16. Other arrangements are the same as those in Fig. 70.

Figs. 90A and 908 show in detail the arrangements of the FH coder S06 and the FH decoder R16 in Fig. 89. Shown 8

in Figs. 90A and 90B are an adder SF1 modulo M, a subtracter RF1 modulo M, code-length variable multiplexing code generators SF3, RF4 and a majority logic judgment unit RF3. Unlike in the FH coder S03 and the FH decoder R03 in Figs. 73A and 73B, the multiplexing code generators SF3, RF4 are arranged such that the length L of a multiplexing code is variable according to a switching signal. 8

Shown in Fig. 91 are a multiplicity judgment logic RW11, delay units RW12 to RW23, adders RW24 to RW27 and a maximum value judgment logic RW28. It is now supposed that the largest multiplicity is 4 and the number of operational modes is 4. The operational mode control unit R15 in Fig. 91 calculates the multiplicity based on a threshold judgment pattern and supplies a switching signal (qualternary value) for switching the operational mode of each of the FH coder S08 and the FH decoder R18 to the operational mode corresponding to the multiplicity. An output of the multiplicity judg-Fig. 91 shows in detail an example of the arrangement of the operational mode control unit R15 in Fig. 89 (M = 16) ment logic RW11 has four bits yo to y3. \$ \$

Fig. 92 shows the relationships between the input and output of the multiplicity judgment logic RW11. First, the mul-taridy judgment hogic RW11 satisfates, out of the 16 bits forming the threshold judgment pattern, the number of bits represented by 11 and then judges the multiplicity based on the bit number. In Fig. 92, only one bit out of the four out-put bits yot to y3 is always represented by 11. That is, the multiplicity judgment logic RW11 shows the multiplicity based together with the past bits already entered into the delay units RW12 to RW23, to the corresponding adders RW24 to RW27. The adders RW24 to RW27 calculate the Hamming weights of the inputs, and display the number of times of judgment made on each of the four different multiplicity velues. The maximum value judgment logic RW28 selects the on the output bits represented by '1'. However, there are instances where the multiplicity thus shown is not accurate under the influence of notes or a spurious response. Such an error often appears in the form of subtle variations. To remove such variations to enhance the reliability of operational mode control, the operational mode control unit R15 in Fig. 91 is arranged to select the mutiplicity which has been judged at the most numerous frequency in a predetermined period of time. In this connection, the 4 output bits y0 to y3 of the multiplicity judgment logic RW11 are supplied, multiplicity which has been judged at the most numerous frequency, and then supplies a switching signal of the operational mode corresponding to the multiplicity thus selected. 8 8

Thus, according to the arrangement in Fig. 89, the operational mode control unit R15 selects the multiplicity which has been judged at the most numerous frequency, and then supplies a switching signal corresponding to the multiplicity which thus selected. This lowers the occurrence of errors about the operational mode, thereby to achieve a highly reliable operational mode control. Further, the operational mode can be switched finely according to multiplicity, this making a more efficient data transmission. The largest multiplicity is selected from integers which are not less than 2 and not greater than N The number of operational modes is selected from integers which are not less than 2 and not greater than the largest multiplicity. Each of the adder SF1 and the subtracter RF1 may be replaced with a circuit for calculating an acclusive OR per bit, in this case, the adder sR1 and the subtracter RF1 may be replaced with a circuit for calculating an acclusive OR per bit, in this case, the adder sR1 and the subtracter are the same in circuit arrangement.

Fig. 83 shows the arrangement of an asynchronous digital communication system of the FH-MFSK mode of prior att. Shown in Fig. 83 are a transmitter 20, a receiver 21, a transmission data input terminal 10, a frequency hopping (FH) code generator 11 and a frequency synthesizer 12. According to transmission data, the FH code generator (FH code) 11 generates hopping codes, based on which the frequency synthesizer 12 hops carrier frequencies. The FH code generator 11 utilizes a Read-Solomon code. The following shows one set of Read-Solomon code vectors having three chips based on a 4-element Gallos field:

(0,0,0), (1,2,3), (2,3,1), (3,1,2) (1,1,1), (0,3,2), (3,2,0), (2,0,3) (2,2,2), (3,0,1), (0,1,3), (1,3,0) (3,3,3), (2,1,0), (1,0,2), (0,2,1)

Here, the vector components show the Nos. of carrier frequencies disposed on a frequency band. The number of the components forming each vector represents the number of chips for one hopping cycle.

Generally, when one of the primitive elements of a Q-element Gabis field is defined as a, the spread code vector

8

R

Generally, when one of the primitive elements of a G-element Galois fleid is defined $\Lambda\alpha$ of L components is defined by the following equation (15):

$$^{\wedge}\alpha = (1, \alpha, \alpha^2, \dots \alpha^{l-1})$$

3

wherein L means the number of chips per hopping cycle and L is smaller than Q. When the user identification No. is defined as i, the data value is defined as x and a unit vector of L components is defined as x = (1, 1, ..., 1), a hopping code vector $Y_j(x)$ composed of L components is calculated by the following equation (16):

8

The user identification No. I, the data value x and the components of the hopping code vector 'y₁(x) are elements of the Q-element Galois field. The operation represented by the equation (16) is an operation on the Q-element Galois field. When Q is equal to 4(= 2³) and L is equal to 3, the equation (16) is modified as shown in the following equation as 177:

$$^{4}y_{1}(x) = x \cdot (1,2,3) + | \cdot (1,1,1)$$

Figs. 94A and 94B respectively show the definitions of Galois addition and Galois multiplication used in the FH code generator 11 in Fig. 93. For example, the hopping code vector "y₂(1) at the time when a user having an identification No. 1 = 2 transmits a data value x = 1, is calculated as shown in the following equation (18):

$$\begin{array}{ll} \gamma_{Y_2}(1) = 1 \cdot (1.2.3) + 2 \cdot (1.1.1) \\ = (1.2.3) + (2.2.2) \\ = (3.0.1) \end{array} \tag{19}$$

Fig. 95 is a table showing hopping code vector values calculated in the manner above-mentioned. Here, the data value x is equal to 0, 1, 2, or 3. That is, when the number of values that the data can present, is defined as M, M is equal to 4 (= 2³) and the relationship between M and the number Q of the elements of the Galois field, is as follows:

Ö

One set of hopping code vector shown in Fig. 95 is identical with one set of a Reed-Solomon code vector having the three chips based on the 4-element Calcis field mentioned serifer, and has an excellent feature that mutual interference among users is very small in an asynchronous code multiple communication system. As shown in Fig. 95, however, the hopping code vector at the time when the supering an identification No. I = 0 transmits as that waller x = 0, has three components each having the same value. The hopping code vector at the time when other user transmits a data value x = 0, also has three components each having the same value. This is a phenomenon taken place not only in the case

EP 0 779 726 A2

where O is equal to 4, but also in each case where the equation (16) is adopted. In this system, therefore, when a data value x = 0, a signal having predetermined carrier frequencies is transmitted. Thus, this system is susceptible to an influence of frequency-selective lading.

Figs. 98A and 96B respectively show timafrequency matrices in the transmitter 20 and the receiver 21 in Fig. 93 under the influence of frequency-selective facility. It is now supposed that a strong facility occurs at frequency (d. Circles show predetermined carrier trequencies of a transmission signal, while crosses show carrier frequencies for which a miss detection has occurred due to fading. As shown in Fig. 96, there are instances where a miss detection occurs in all the carrier frequencies at the worst case.

To lower such an influence of frequency-selective fading, the present invention is arranged such that a Q-diement of Galois filed (Q is larger than the number M of values that a clata can present) is adopted, that a clata value x is previously converted into a non-zero code w and that a hopping code vector "y is calculated based on the code w, thus enhancing the randomized property of frequency hopping codes.

The following description will discuss an example where M is equal to 4 (* 29, Q is equal to 5 and L is equal to 3. Using a 1:1 function t, the data value x (0 ≤ x ≤ 3) is converted into a non-zero code w (1 ≤ w ≤ 4). As an example of such a function, a function to its defined using the following equation (19):

$$f_0(x) = x + 1$$
 (19)

Using the data value x, the code w is expressed as shown in the following equation (20):

R

$$= f_0(x)$$
 (20)

Then, the data value x in the equation (16) is replaced with the code w in the equation (20). Then, the following equation (21) is obtained:

Since ^a is equal to (1, 2 1, 2) and ^e is equal to (1,1,1), the equation (21) is modified to the following equation (22):

$$^{\prime}\gamma_{1}(w) = w \cdot (1, 2^{1}, 2^{2}) + i \cdot (1, 1, 1)$$
 (22)
= $w \cdot (1, 2, 4) + i \cdot (1, 1, 1)$

8

When the equation (22) is rewritten using the data value x, the following equation (23) is obtained:

g

ş

\$

$$^{4}y_{1}(x) = f_{0}(x) \cdot (1,2,4) + i \cdot (1,1,1)$$
 (2)

Figs. 97A and 97B respectively show the definitions of Galois addition and Galois multiplication in the equations (22), (23). For example, the hopping code vector $Y_{2g}(1)$ at the time when a user having an identification No. I = 2 transmits a data value x = 1, is calculated as shown in the following equation (24):

$$y_2(1) = f_0 \cdot (1) \cdot (1.2.4) + 2 \cdot (1,1,1)$$
 (24)
= 2 \cdot (1.2.4) + (2.2.2)
= (4,1,0)

Fig. 98 shows a list of hopping code vectors calculated in the manner above-mentioned. As shown in Fig. 98, a hopping code vectors cannot be some value, is never generated when any user having any identification No. transmits any data value. This means that the randomized property of a frequency hopping code is enhanced.

Figs. 99A and 99B respectively show time/frequency matrices in a transmitter and a receiver when there is adopted a frequency hopping code enhanced in randomized property as above-mentioned. It is now supposed that a strong flacting occurs at frequency til likewise in Figs. 98A and 98B. Since the carrier frequencies are dispensed, the number of carrier frequencies for which a miss delection occurs, is advantageously relatively small as shown in Fig. 99B. Fig. 100 shows an example of the arrangement of an FH code generator (FH coder) 400 in the digital communica-

Fig. 104 Shows an example of the arrangement of an FH code generator (FH code) you in the oligate communication to apparatus according to the present invention. The FH code generator 400 in Fig. 100 comprises a chip counter 40, a data converter 41, a spread code generator 42, a multiplier 43, an adder 44, a data value x input ferminal 401 a user identification No. I input ferminal 402 and a hopping code y output terminal 403. It is now supposed that M is equal to 16 (= 24), Q is equal to 17 and L is equal to 8. As shown in Fig. 101, the chip counter 40 executes a counting operation modulo L = 8 and supplies a counting value c b the data converter 41 and the spread code generator 42. Each time

c-th power, that is α^c , which is corresponding to the counting value c. Since L is equal to 8 in this example, it is enough that the spread code generator 42 supplies a spread code $p_0 = 1, 2, ..., 11$ corresponding to the counting value c = 0, 1, ..., 7. The multiplier 43 executes Galois multiplication modulo Q = 17 between the code w obtained by the data converter 41 and the spread code pp supplied from the spread code generator 42, and supplies the result mo to the adder the counting value c is equal to 0, the data converter 41 converts a data value x (0 ≤ x ≤ 15) supplied from the input terminal 401, into a non-zero code w (1 ≤ w ≤ 16). Fig. 102 shows a rule of conversion from the data value x into the code w. As shown in Fig. 103, the spread code generator 42 supplies, as a spread code pp, the primitive element to the 44. The adder 44 executes Galois addition modulo Q = 17 between the multiplication result mo obtained by the muti: pler 43 and the user identification No. i supplied from the input terminal 402, and supplies, through the output terminal 403, the addition result as a hopping code y. This hopping code y is supplied to a frequency synthesizer having a choice of at least 17 carrier frequencies.

According to the arrangement in Fig. 100, since the randomized property of a frequency hopping code is enhanced,

the influence of frequency-selective faciling can be reduced. The data converter 41 may adopt other conversion rule. Fig. 104 shows a modification of the arrangement in Fig. 100. An FH code generator 600 in Fig. 104 comprises a chip counter 60, a read-only memory (ROM) 61, a data value x input terminal 601 and a hopping code y output termina 602. The ROM 61 contains hopping codes previously calculated in the manner above-mentioned and supplies a hopping code according to the data value x and the counting value c. This arrangement eliminates the need for calculation of a hopping code, thus achieving a high-speed process. 5

means for calculating a binary judgment vector formed of L components which shows whether or not each of the com-ponents of an acquired hopping code vector *y is contained in a list F consisting of M different elements out of the Q input terminal 702, a hopping code y output terminal 703 and a binary judgment signal z output terminal 704. Also a spread code pp, a result mo of the multiplier 73 and a user identification No. I. The hopping code y and the binary judgment signal z respectively supplied through the terminals 703, 704 are supplied to a frequency synthesizer having Fig. 105 shows a further modification of the arrangement in Fig. 100. An FH code generator 700 in Fig. 105 has elements of a Galois field. Shown in Fig. 105 are a chip counter 70, a data converter 71, a spread code geneator 72, a multiplier 73, an adder 74, an FH code judgment unit 75, a data value x input terminal 701, a user identification No. i shown in Fig. 105 are a counting value c of the chip counter 70, a non-zero code w obtained by the data converter 71, a choice of at least 16 carrier frequencies and provided with a carrier non-transmission mode. 8 ĸ

Fig. 106 shows the operation of the FH code judgment unit 75. In this example, Q is equal to 17 and the value of the hopping code y obtained by the adder 74 may be in the range from 0 to 16. For the hopping code y, the FH code judgment unit 75 judges only predetermined M (= 16 = 2 4) different values, i.e., y = 0, 1, ..., 15, as effective (z = 1), and judges other values as ineffective (z = 0). The frequency synthesizer connected to the FH code generator 700 in Fig. 105, is brought to the carrier non-transmission mode when z is equal to 0, and transmist the carrier frequency corresponding to the hopping code y when z is equal to 1. 8

According to the arrangement in Fig. 105, there is positively utilized the feature of the FH mode that decoding can be made even though some of a plurality of carrier frequencies are lost. That is, with a portion of hopping codes y inval-kated, there are used hopping codes in number of two's power, thus preventing the frequency synthesizer from being complicated in hardware. Ŋ

In each of the examples of the FH code generator, the number of values that a data can present, is set to M = 2^k (k and r is a positive integer. The number of chips L is an integer not less than 2 and not greater than p' - 1. Preferaby, the number Q of the elements of a Galois field is set to the minimum value out of all the values Q each of which satisties is a positive integar) and the number Q of the elements of a Galois field is set to p" (>M) in which p is a prime number the condition of Q = p' (>M). \$

example, "5" is a prime number 5 to the first power, "9" is a prime number 3 to the second power, and "17" is a prime number 17 to the first power. According to Fig. 107, for example, when M is equal to 512, Q is equal to 521. Accordingly, the number of invalidated hopping codes is as small as 9. More specifically, by maximizing the probability of hopping Fig. 107 shows examples of M and Q which satisfy the condition above-mentioned. In the Q column in Fig. 107, for codes being validated, the maximum system reliability can be achieved. That is, decoding is practically sufficiently made even though the quality is somewhat deteriorated as compared with the case where all Q hopping codes are â 8

3

communication appearatus share a time stot and in which, using N camier frequencies out of M carrier frequencies per time slow, an N-channel frequency mithigate communication is made with a multilevel frequency child keying (MFSM) modulation mode selected when N is equal to 1 and with a frequency hopping (FH) modulation mode selected when N is equal to 1 and with a frequency hopping (FH) modulation mode selected when N is not less than 2, each of N and M being an integer, said digital communication appearants com-In a digital communication apparatus to be used for a digital communication system in which a plumality of digital ÷

8

EP 0 779 726 A2

a receiver for supplying reception information data when a reception signal is entered through a transmission

a transmitter for supplying a transmission signal to said transmission line when transmission information data

ine; and

said receiver comprising:

ine, there are calculated and supplied, for said reception signal, the spectrum intensity values of said M carrier signal processing unit arranged such that, when said reception signal is entered through said transmission frequencies per said time slot:

2

said time stot is controlled in phase, either the MFSK or FH modulation mode is selected and reception code a channel detection unit arranged such that, based on said spectrum intensity values, channels are detected, data for said channels are supplied; and

a decoding unit for decoding said reception code data according to the modulation mode thus selected, and tor supplying said reception information data, and

said transmitter comprising:

5

a coding unit amanged such that, when said transmission information data are entered, said transmission infor mation data are coded according to said selected modulation mode and transmission code data are supplied a channel generation unit for assigning channels to said transmission code data and for selecting and supplyng carrier frequencies for said channels; and

8

ĸ

8

a waveform generation unit for supplying, as said transmission signal, the signal waveforms of said selected carrier frequencies in synchronism with said time slot to said transmission line.

per time slot, the maximum spectrum intensity value out of the spectrum intensity values of camer frequencies and A digital communication apparatus according to Claim 1, wherein said channel detection unit is arranged to detect to control said time slot in phase according to a difference between the maximum spectrum intensity values at two consecutive time slots. ri

A digital communication apparatus according to Claim 1, wherein said signal processing unit is arranged to intermittently execute a discrete Fourier transform only at the time of the detection of carrier using a carrier sense. લં

A digital communication apparatus according to Claim 1, wherein said coding unit is arranged to generate, at least one time, a transmission code data string for upwardly frequency-eweeping (up-chitping) the carrier frequencies from the least agnificant carrier frequency to the most significant carrier frequency or for downwardly frequencysweeping (down-chirping) the carrier frequencies from the most significant carrier frequency to the least significan carrier frequency, with a predetermined period of time at the start of transmission set as a preamble. 4 Ŋ

A digital communication apparatus according to Claim 4, wherein said channel detection unit is arranged to calcuate a frequency variable range at the time of up-chirp detection or down-chirp detection, thereby to digitally correct a frequency error in reference oscillating frequency among a plurality of digital communication apparatus. ó \$

A digital communication apparatus according to Claim 1, wherein said channel generation unit is arranged to assign, according to a progressive code, pieces of information to consecutive carrier frequencies. . \$

In a digital communication apparatus to be used for a digital communication system in which a plurality of digital communication apparatus share a time slot and in which a frequency multiplex communication is made with carrier frequencies out of M carrier frequencies selected, per time slot, for a plurality of channels. M being an integer not ess than 2 ۲. 8

said digital communication apparatus comprising:

a transmitter for supplying a transmission signal to a transmission line when transmission data are entered;

a receiver for supplying reception data when a reception signal is entered through said transmission line,

8

said transmitter comprising:

a frequency selection unit for determining, for said entered transmission data, carrier frequencies to be used

a waveform generation unit for supplying, in synchronism with said time slot, frequency waveforms corresponding to said carrier frequencies to be used, said frequency waveforms being supplied, as said transmission sigout of said M carrier frequencies per log₂ M bits according to a conversion table; and

said receiver comprising:

nal, to said transmission line per period of one time slot T,

a down-converter unit for down-converting in frequency a reception signal entered through sald transmission line to a low frequency band;

a DFT operation unit for successively executing, per sampling clock period &t, a discrete Fourier transform thereby to calculate spectrum values I (k) (k = 1, 2, ..., M) respectively for said M carrier frequencies, N being (DFT) for a period of the latest one time slot (T = N x At) on said signal after down-converted in frequency, an integer not less than M;

a threshold judgment unit for detecting, out of said M carrier frequencies, carrier frequencies of which spectrum values ((t) exceed a threshold value, said camer frequencies being detected as candidate carrier frequencies per said sampling clock cycle Δt ;

a synchronizing signal generation unit for generating, based on said spectrum values I(ft) and said candidate a latch unit for determining, as reception carrier frequencies, said candidate carrier frequencies at the time of carrier frequencies, a synchronizing trigger signal for synchronization with said time slot; assertion of said synchronizing trigger signal; and

a decoder for supplying, based on a conversion table identical with that in said frequency selection unit, log-

8

M-bit reception data for each of said reception carrier frequencies.

ĸ

A digital communication apparatus according to Claim 7, wherein said waveform generation unit is arranged such

using i) cosine waves represented by $\{2\pi \times \Delta t \times (2k-1) \times t\}$, ii) sine waves represented by $\{-1\}^{k'} \times \sin (2\pi \times \Delta t \times (2k-1) \times t)$ and iii) two carriers having frequency to and different in phase respectively represented by $\cos (2\pi \times t \times t)$ and $\sin (2\pi \times t \times t)$, in which R is an integer not less than 1, Δt is the frequency step width equal to $1/\Gamma \times R$ and t is time.

frequency waveforms W1 which are represented by the following equation:

8

and which are corresponding to said carrier frequencies to be used, are supplied, per period of one time stot T, by a frequency orthogonal transformation in synchronism with said time slot, said frequency waveforms W1 being supplied as said transmission signal to said transmission line, and

¥

said down-converter unit is arranged such that, using said frequency fc, a reception signal entered through said transmission line is down-converted in frequency to a low frequency band. A digital communication apparatus according to Claim 7, wherein said waveform generation unit is arranged such œ, \$

using i) cosine waves represented by $\{2\pi \times \Delta i \chi(2k+1) \times i\}$, ii) sine waves represented by $(+1)^k \times \sin (2\pi \times \Delta i \chi(2k-1) \chi t)$ and iii) two carriers having frequency it and different in phase respectively represented by $\cos (2\pi \times i\pi \chi t)$ and $\sin (2\pi \times i\pi \chi t)$, in which R is an integer not less than 1, Δi is the frequency step width which is equal to $1/T \times R$ and its time,

frequency waveforms W2 which are represented by the following equation:

2

W2 =
$$\sin(2\pi \times (tc + (-1)^k \times \Delta t \times (2k - 1) \times t)$$

and which are corresponding to said carrier frequencies to be used, are supplied, per period of one time slot T, by a frequency orthogonal transformation in synchronism with said time slot, said frequency waveforms W2 being exp plied as said transmission signal to said transmission line, and

8

said down-converter unit is arranged such that, using said frequency fc, a reception signal entered through said transmission line band is down-converted in frequency to a low frequency band. 10. A digital communication apparatus according to Claim 7, wherein said waveform generation unit is arranged such

23

using 1) cosine warves represented by $\{2\pi \times \Delta t \times k \times 1\}$, ii) sine warves represented by $\{+1\}^{k,1} \times \sin \{2\pi \times \Delta t \times k \times 1\}$ and iii) two cerriers having frequency to and different in phase respectively represented by Ę

윤

EP 0 779 726 A2

 $\cos{(2\pi \times t \times t)}$ and $\sin{(2\pi \times t \times t)}$, in which R is an integer not less than 1, Δt is the frequency step width which is equal to $1/T \times R$ and t is time,

requency waveforms W3 which are represented by the following equation:

W3 =
$$\sin(2\pi \times (fc + (-1)^{k-1} \times \Delta f \times k \times t)$$

a frequency orthogonal transformation in synchronism with said time slot, said frequency waveforms W3 being sup-pled as said transmission signal to said transmission line, and and which are corresponding to said carrier frequencies to be used, are supplied, per period of one time slot T, by

said down-converter unit is arranged such that, using said frequency fc, a reception signal entered through said transmission line is down-converted in frequency to a low frequency band.

5

5

11. A digital communication apparatus according to Claim 7, wherein said waveform generation unit is arranged such 幫

ã (-1) x sin (2n x Af x k x t) and iii) two carriers having frequency to and different in phase respectively represented by $\cos(2\pi x \cos x)$ and $\sin(2\pi x \cos x)$, in which R is an integer not less than 1, Δt is the frequency step width represented WBVBB using i) cosine waves represented by (2nx \(\text{tx} \text{tx} \), ii) sine which is equal to 1/T x R and t is time,

requency waveforms W4 which are represented by the following equation:

8

ĸ

and which are corresponding to said carrier frequencies to be used, are supplied, per period of one time slot T. by a frequency orthogonal transformation in synchronism with said time slot, said frequency waveforms W4 being supplied as said transmission signal to said transmission line, and

said down-converter unit is arranged such that, using said frequency fo, a reception signal entered through said transmission line is down-converted in frequency to a low frequency band.

- A digital communication apparatus according to Claim 7, wherein said DFT operation unit is arranged to execute said discrete Fourier transform (DFT) using, as samptling frequency (1/Δt), frequency (M x 4 x Δt) equal to the occupied frequency bandwidth of said M carrier frequencies. S
- 13. A digital communication apparatus according to Claim 7, wherein there is determined, in said conversion table in said frequency selection unit, the relationship between the amangement of said canter frequencies after down-con verted in frequency and said transmission data, said relationship being determined based on a progressive code. S
- 14. A digital communication apparatus according to Claim 7, wherein said synchronizing signal generation unit is

to calculate, per sampling clock cycle At, a cost function Of defined by the following equation:

\$

$$C_{i} = \Sigma_{k-1}^{M} (i(k)) \cdot \Sigma_{1-0}^{B} (id(1))$$

in which s is an integer not less than 1 and not greater than M and Id(!) (I = 0,, s) is the spectrum value of each of said candidate carrier frequencies;

\$

to hold, per time point i (i= 1, 2,, N) in steps of At of said time slot, the accumulated value C(i) of the cost functions Of for the latest TC time slots determined by TC, in which TC is time constant and is an integer not less than 1; and

to detect, per said time slot, the time point at which the smallest accumulated value C(i) is held, thereby to generate said synchronizing trigger signal.

- 15. A digital communication apparatus according to Claim 14, wherein said transmission data entered into said trequency selection unit have a randomized property.
- 16. A digital communication apparatus according to Claim 14, wherein said synctronizing signal generation unit is arranged to generate said synchronizing trigger signal with said time constant TC set to M x q in which q is an infleger not less than 1. 12
- A digital communication apparatus according to Claim 7, wherein:

fier, the amplitude of said signal after down-converted in frequency, and said threshold judgment unit is arranged to set said threshold value according to the largest spectrum value said down-converter unit further has a function of normalizing, using an automatic gain control (AGC) ampli-

- adjusting, according to a difference in spectrum value between certain carrier frequency and carrier frequency 18. A digital communication apparatus according to Claim 7, further comprising a frequency control unit for finely out of the spectrum values of said candidate carrier frequencies.
- 19. In a digital communication apparatus using either a multilevel frequency shift keying (MFSN) modulation mode or a code multiplexing MFSK modulation mode, using M carrier frequencies per sub-band, M being an integer not less 9

adjacent thereto, reference frequency to used in said waveform generation unit and said down-converter unit.

said digital communication apparatus characterized in that said M carrier frequencies per sub-band are orthogonally disposed at frequency intervals not less than 2/T in which T is a frequency switching period of time.

5

- 20. In a digital communication apparatus using either a multileval frequency shift keying (MFSK) modulation mode or a code multiplexing MFSK modulation mode, using M consecutive carrier frequencies randomly selected per predetermined time interval L, M being an integer not less than 4,
 - said digital communication apparatus characterized in that said time interval L is a value equal to the product of a frequency switching period of time T and a positive integer, and that said M carrier frequencies are orthogonally disposed at frequency intervals not less than 2/T. 8
- 21. In a digital communication apparatus using either a muttilevel frequency shift keying (MFSK) modulation mode or a code multiplexing MFSK modulation mode, using M carrier frequencies per sub-band, M being an Integer not less

said digital communication apparatus comprising a transmitter and a receiver, said receiver comprising:

æ

N diversity branches in which signals received from N points spatially separated from said diversity branches are respectively down-converted in frequency to low frequency bands, thereby to supply N-sequence base band signals, N being an Integer not less than 2;

8

a frequency detection unit formed of M operation units for respectively calculating the signal levels of M camier frequencies:

Ŋ

a selector for assigning said N-sequence base band signals to said M operation units; and a timer for controlling said selector to change the base band signal to be assigned to a specific operation unit out of said M operation units when the signal level calculated by said specific operation unit does not exceed a threshold level in a predetermined period of time.

- communication apparatus share a time stot and in which a half-duplex data communication is made using either a said digital communication apparatus comprising a transmitter and a receiver which share a single antenna, 22. In a digital communication apparatus to be used for a digital communication system in which a plurality of digital multilevel frequency shift keying (MFSK) modulation mode or a code multiplexing MFSK modulation mode, said receiver comprising: \$
- munication mode is switched from the reception mode to the transmission mode; and second means for generating, efter the reception mode has been switched to the transmission mode, a regenfirst means for storing, as a reference phase error, a phase error which is present immediately before the com-

\$

8

- erative synchronizing signal for synchronous control of the time slot, using a feedforward control based on said stored reference phase error, and for supplying said generated regenerative synchronizing signal to said trans-
- munication is made with either a multilevel frequency shift keying (MFSK) modulation mode or a frequency hopping In a digital communication apparatus in which, using M carrier frequencies per time slot, a frequency multiplex com-(FH) modulation mode selected according to multiplicity,

said digital communication apparatus comprising a transmitter and a receiver:

a convolutional coder for supplying a convolutional code sequence according to an input information sequence; an interleaver for supplying an interleave sequence according to said convolutional code sequence;

EP 0 779 726 A2

an FH coder for supplying an FH code sequence according to said interleave sequence;

a first switching unit for supplying, according to a switching signal, either said interleave sequence or said FH code sequence as a transmission sequence; and

an M-ary independent signal transmitter unit for supplying, per said time slot, a transmission signal containing out of M mutually independent frequency components, one frequency component corresponding to said trans-

said receiver comprising:

9

mission sequence,

an M-ary independent signal receiver unit for supplying a threshold judgment pattern generated by making a an operational mode control circuit for judging the multiplicity based on said threshold judgment pattern and for threshold judgment on each of the intensity values of M frequency components of a reception signal;

an FH decoder for supplying an FH decoding pattern according to said threshold judgment pattern; supplying said switching signal according to said multiplicity;

a majority decoder for supplying a majority decoding sequence according to the pattern selected by said secor said FH decoding pattern;

a second switching unit for selecting, according to said switching signal, either said threshold judgment pattern

5

s deinterleaver for supplying a deinterleave sequence according to said majority decoding sequence; and ond switching unit;

a Vitarbi decoder for supplying an information sequence according to said deinterleave sequence.

8

23

component removal circuit for supplying a burst removal pattern generated by removing, from sald threshold judg-ment pattern, components which appear consecutively in terms of time, said burst removal pattern being supplied 24. A digital communication apparatus according to Claim 23, wherein said receiver further comprises a burst signal to said operational mode control circuit, said FH decoder and said second switching unit.

A digital communication apparatus according to Claim 23, wherein said Viterbi decoder comprises: 23 a puncture signal generator for detecting, based on the pattern selected by said second switching unit, an undeterminable bit of a word and for supplying a puncture signal for instructing to handle said undeterminable bit as an erasure bit;

8

a deinterleaver for supplying a deinterleave-puncture signal according to said puncture signal; and

a Viterbi decoder for supplying an information sequence according to said deinterleave sequence while the bit corresponding to said deinterleave-puncture signal is handled as an erasure bit.

A digital communication apparatus according to Claim 23, wherein: . 9

S

\$

ing sequence generated by making a soft decision on each bit of the pattern selected by said second switching unit; said deintenteaver has a function of supplying, as said deintenteave sequence, the multi-level deinterleave said majority decoder has a function of supplying, as said majority decoding sequence, a multi-level decodsequence corresponding to said multi-level decoding sequence; and

said Viterbi decoder has a function of supplying an information sequence generated by executing a soft decision decoding based on said multi-level deinterleave sequence.

A digital communication apparatus comprising a frequency hopping (FH) coder,

said FH coder comprising:

\$

conversion means for converting a data value x which is an element of a Galois field, into a code w which is a non-zero element of said Galois field, according to the following conversion equation using a function f:

8

Q of the elements of said Galois field is equal to p' (>M) in which p is a prime number and r is a positive integer; when the number M of values which a data can present, is equal to 2^k (k is a positive integer) and the number

operation means for calculating, according to said code w, a hopping code vector Ay composed of L components using the following Galois operation:

3

4-w-4a+i.4e

wherein is the user identification No, which is an element of said Galois flett, α is one of the primitive elements of said Galois fletd; α is one of the primitive elements of said Galois fletd; α is α , ... α ^{L-1}) in which L is an integer not less than 2 and not greater than p' - 1; and A e is a unit vector of L components and is equal to (1, 1, ..., 1).

28. A digital communication apparatus according to Claim 27, wherein said FH coder further comprises means for calculating a binary judgment vector formed of L components which indicates whether or not each of the components of said hopping code vector "y is contained in a list F consisting of M different elements cut of said Q elements of said Q elements of said Q elements of

29. A digital communication apparatus according to Claim 28, wherein said number Q of the elements of said Galois field is the smallest value out of all the values Q each satisfying Q = p⁷ (>M).

2

5

8

ĸ




FIG. 1

S

\$

Ħ

\$

8

33

S

FIG. 2






FIG. 3





CARRIER Freo **E G** F (4) F (5) F (6) F (7) F (8) F (10) F (11) F (13) F (14) F (16) F (2) F (3) F (9) F (12) 4-BIT XMSN CODE DATA 0000 0010 0100 1000 1010 1100 0001 0011 0101 1001 1011 1101

:

FIG. 6


										, .						, _
4-BIT RECEP CODE DATA	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	11:11
CARRIER FREQ	F (1)	F (2)	F (3)	F (4)	F (5)	F (6)	F (1)	F (8)	F (9)	F (10)	F (11)	F (12)	F (13)	F (14)	F (15)	F (16)


FIG. 7


	,		<u> </u>	Ŀ	<u>-</u>		.
_	0		0 0 1 1		0 0	i	
_	0		0 1 1		0 0 0	(
L	0		-		0 0 0		
	8 c o 1	• • •	(M-SE0) 1	•	000	1	0 20 20

42

ŧ







HOPPING POINT

LIME







FIG. 11










FIG. 13






FIG. 14






IG. 15

EP 0 779 726 A2

EP 0 779 726 A2

g

FIG. 17



BPF

LPF

된

lpro_

E E

SIGNAL PROCESSING UNIT

csu

25


FIG. 18

T: 1 SYMBOL TIME

UP-CHIRP CODE DATA	0000	0001	0010	0011	0100	0101	0110	0111	1 0 0 0	1001	1010	1011	1100	1101	1110	1111
TIME	0T~1T	~21	~3⊺	~41	~5T	79~	1 2∼	18~	76~	~10T	~111	~12T	~13T	~14T	~15T	~16T

FIG. 19

OL TIME	DOWN-CHIRP CODE DATA	1111	1110	1101	1100	1011	1010	1001	1000	0111	0110	0101	0100	0011	0010	0 0 0 1	0000
T: 1 SYMBOL	TIME	0T~1T	~21	~3T	~4 T	15~	19~	11~	18~	16~	~10T	~11T	~12T	~13T	~14T	~15T	191~



딿

FIG. 21




FIG. 22

FIG. 24

A-BIT CARRIER FREG DATA 0000 F (1) 0000 F (2) 00010 F (3) 00100 F (8) 01100 F (8) 1000 F (16) 1000 F (15) 1000 F (15) 1001 F (14) 1100 F (10) 11100 F (10) 11100 F (11) 11100 F (11)					•		_								
A-BIT XKSN CODE DATA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	CARRIER FRE0					i									
	4-BIT XMSN CODE DATA	0 0	0	0 1	0 1	1 0		11	-	0	0	-	 0	 1110	1111

F(16)

FIG. 23

6

FIG. 25

4-B1T RECEP CODE DATA	0 0 0 0	0001	0011	0 0 1 0	0110	0111	0101	0100	1100	1101	1111	1110	1010	1011	1001	1000
CARRIER FREO	F (1)	F (2)	F (3)	F (4)	F (5)	F (6)	F (7)	F (8)	F (9)	F (10)	F (11)	F (12)	F (13)	F (14)	F (15)	F (16)

.6 ™E	UP-CHIRP CODE DATA	0000	0001	0011	0010	0110	0111	0101	0100	1100	1101	1111	1110	1010	1011	1001	1000
FIG. 26	불	0.1~1.1	~2T	~3T	~4 T	5T	±9~	1.2∼	_8 T	16~	~10T	~111	~12T	~13T	~14T	~15T	~16T

FIG. 28

FIG. 27

T : 1 SYMBOL TIME

DOWN-CHIRP CODE DATA	1000	1001	1011	1010	1110	1111	1101	1100	0100	0101	0111	0110	0010	0011	0001	0000
TINE	0T~1T	~21	~3 T	~4T	~51	19~	7.1	78∼	7 6 ~	~10T	~111	~12T	~13T	~14T	~15⊤	~16T

Sego 200 \ \ P S ... WGU ··· RECE I VER noa. N I S H COS √28CD sseu 📏 sc \sim 28LT DV Smpc **√281 to** --- TRANSMITTER ΓN **⊃** ्रे TJUK US L. sysc

5

MCO

<SSCF <

LPF

SYAHz 32MHz sysc

SSDA

55	CARRIER FRE	F (1)	F (2)	F (3)	F (4)	F (5)	F (6)	F (7)	F (8)	(0) 1
F16.	4-BIT DATA	0000	0001	0011	0 0 0 0	0110	0111	0101	0100	0 0

F (11) F (12) F (13) F (14) F (10) F (15) F (16) 1110 1010 1000 1100 1011 1101 1111 1001



COSINE-WAVE & SINE-WAVE GENERATION UNIT

SINE-WAVE MEMORY

17/2

COSINE-WAVE MEMORY

<u>000</u>0000

0000000

S_{CW}

E(K) Znc

2

RESET

718-7 20A

5K-1

Svc

SOM...

Saco

EAEN K →-21N ODD K →+21N

EVEN






FIG. 32




FIG. 33





FIG. 34








FIG. 36



700 70C AC


EP 0 779 726 A2


ĸ



Ł

Ħ





ĸ




FIG. 41




FIG. 42

TIME SLOT (r = 0, 1, ··)	RECEP CHANNEL 1	RECEP CHANNEL 2
(16×r+1) T	F(1)	F(3)
(16×r+2) T	F(2)	F(4)
(16×r+3) T	F(3)	F(5)
(16×r+4) T	F(4)	F(6)
(16×r+5) T	F(5)	F(1)
(16×r+6) T	F(6)	F(8)
(16×r+7) T	F(1)	F(9)
(16×r+8) T	F(8)	· F (10)
(16×r+9) T	F(9)	F (11)
(16×r+10) T	F (10)	F (12)
(16×r+11) T	F (11)	F (13)
(16×r+12) T	F (12)	F (14)
(16×r+13) T	F (13)	F (15)
(16×r+14) T	F (14)	F (16)
(16×r+15) T	F (15)	F(1)
(16×r+16) T	F (16)	F(2)


FIG. 43

TIME (TC=16, N=256)

RECEP CHANNEL 2	F(2)	F(3)	F(4)	F(5)	F(6)	F(1)	F(8)	· F(9)	F (10)	F (11)	F (12)	F (13)	F (14)	F (15)	F (16)	F(1)
RECEP CHANNEL 1	F(1)	F(2)	F(3)	F(4)	F(5)	F(6)	F(1)	F(8)	F(9)	F (10)	F (11)	F (12)	F (13)	F (14)	F (15)	F (16)
TIME SLOT (r=0, 1, ··)	(16×r+1) T	(16×r+2) T	(16×r+3) T	(16×r+4) T	(16×r+5) T	(16×r+6) T	(16×r+7) T	(16×r+8) T	(16×r+9) T	(16×r+10) T	(16×r+11) T	(16×r+12) T	(16×r+13) T	(16×r+14) T	(16×r+15) T	(16×r+16) T


F

FIG. 45



TIME SLOT $(r = 0, 1, \cdot \cdot)$	RECEP CHANNEL 1	RECEP CHANNEL 2	RECEP CHANNEL
(16×r+1) T	F(1)	F(5)	F(9)
(16×r+2) T	F(2)	F(6)	F (10)
(16×r+3) T	F(3)	F(7)	F (11)
(16×r+4) T	F(4)	F(8)	F (12)
(16×r+5) t	F(5)	F(9)	F (13)
(16×r+6) T	F(6)	F (10)	F (14)
(16×r+7) T	F(7)	F (11)	F (15)
(16×r+8) T	F(8)	F (12)	F (16)
(16×r+9) T	F(9)	F (13)	F(1)
(16×1+10) T	F (10)	F (14)	F(2)
(16×r+11) T	F (11)	F (15)	F(3)
(16×r+12) T	F (12)	F (16)	F(4)
(16×r+13) T	F (13)	F(1)	F(5)
(16×r+14) T	F (14)	F(2)	F(6)
(16×r+15) T	F (15)	F(3)	F(7)
(16×r+16) T	F (16)	F(4)	F(8)


FIG. 47



IIWE (TC=16 N=588)

TIME SLOT (r = 0, 1, ···)	RECEP CHANNEL .	RECEP CHANNEL 2	RECEP CHANNEL 3
(16×r+1) T	F(1)	F(2)	F(3)
(16×r+2) T	F(2)	F(3)	F(4)
(16×r+3) T	F(3)	F(4)	F(5)
(16×r+4) T	F(4)	F(5)	F(6)
(16×r+5) T	F(5)	F(6)	F(7)
(16×r+6) T	F(6)	F(7)	F(8)
(16×r+7) T	F(7)	F(8)	F(9)
(16×r+8),T	F(8)	F(9)	F (10)
(16×r+9) T	F(9)	F (10)	F (11)
(16×r+10) T	F (10)	F (11)	F (12)
(16×r+11) T	F (11)	F (12)	F (13)
(16×r+12) T	F (12)	F (13)	F (14)
(16×r+13) T	F (13)	F (14)	F (15)
(16×r+14) T	F (14)	F (15)	F (16)
(16×r+15) T	F (15)	F (16)	F(1)
(16×r+16) T	F (16)	F(1)	F(2)





$(16 \times r + 16)$	(16×r+15)	(16×r+14)	(16×r+13)	(16×r+12)	$(1.6 \times r + 1.1)$	$(16 \times r + 10)$	(16×r+9) T	(16×r+8) T	(16×r+7) T	(16×r+6) T	(16×r+5) T	(16×r+4) T	(16×r+3) T	(16×r+2) T	(16×r+1) T	TIME SLOT $r = 0, 1, \cdots$
T F (16)	T F (15)	T F (14)	T F (13)	T F (12)	T F (11)	T F (10)	F(9·)	F(8)	F(7)	F(6)	F(5)	F(4)	F(3)	F(2)	F(1)	RECEP CHANNEL)

[G. 50

æ

EP 0 779 726 A2

FIG. 51







FIG. 52



.









FIG. 56






FIG. 58




FIG. 59




FIG. 60




FIG. 61





FIG. 62



P 0 779 726 A2






FIG. 64






FIG. 65






នឹ

8


EP 0 779 726 A2



豆

Ŕ

FIG. 68










FIG. 70




Ē


Ē


P 0 779 726 A2



ŝ








8 = J

8



XIMT SIG

UP-CONV

TONE GEN

XMT SEQ (16-ARY) FIG. 76B

-RO1 M-ARY ISRU

EP 0 779 726 A2

FIG. 76A

.S05 M-ARY ISTU

REC SIG

BPF fc=f2

BPF fc≡f1 f c: CENTER FRED

20

5

\$





FIG. 78



12

Ξ

P 0 779 726 A2







FIG. 80



.113





116

EP 0 779 726 A2





FIG. 84



79 726 A

118







FIG. 86




2







XMT SIG **SP17** FIG. 88A S05 M-ARY ISDU PN16 PN2 Ž XMT SEQ SP2 SP16



22









FIG. 92

5	5	15厂	OUTPUT	
	γ 0	γı	y 2	У 3
	1	0	0	0
	0	1	0	0
	0	0	1	0
	0	0	0	1

FIG. 93 PRIOR ART



ωN-0	NUX 6	USER
(0, 0, 0) (1, 1, 1) (2, 2, 2) (3, 3, 3)	0	
(1, 2, 3) (0, 3, 2) (3, 0, 1) (2, 1, 0)	1	DATA VALUE
(2, 3, 1) (3, 2, 0) (0, 1, 3) (1, 0, 2)	2	ALUE
(3, 1, 2) (2, 0, 3) (1, 3, 0) (0, 2, 1)	3	

FIG.	
95 ART	

ω	2		0	+
ω	2	_	0	0
2	ယ	0	→.	_
	0	ယ	2	2
0	_	7	ယ	3

0 1 2 3 0 0 0 0 0 1 2 3 0 2 3 1 0 3 1 2	3	2	_	0	•	
- w 2 0 2	0	0	0	0	0	l
	ω	N		0	_	l
2 - 3 0 3	-	ω	8	0	2	l
	8	-	ω	0	ω	

FIG.	
94A ART	

FIG. 94B

EP 0 779 726 A2

FIG. 97A

FIG. 96A PRIOR ART

fa -00000

4	0	4	က	2	-
ო	0	က	-	4	7
2	0	8	4	-	က
-	0	-	7	က	4
0	0	0	0	0 3 1 4 2	0
•	0	-	2	3	4

FIG. 97B

4	4	0	-	3 4 0 1 2	3
ო	က	4	0	-	7
7	2	က	4	0	_
-	-	7	က	4	0
0	0	-	8	က	4
+	0	, -	2	ო	4

FIG. 98


FIG. 96B PRIOR ART

fa - ×××××

USER		DATA V	VALUE		
N N	0	_	2	က	
01284	(1, 2, 4) (2, 3, 0) (3, 4, 1) (4, 0, 2) (0, 1, 3)	(2, 4, 3) (3, 0, 4) (4, 1, 0) (1, 3, 2)	(2, 1, 2) (2, 4, 3, 3) (2, 0, 1)	4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0	


130





.400 fh code generator

FIG. 99B



132

FIG. 101





FIG. 102

15	16	
14	15	
13	14	
21	13	
11	12	
10	=	
6	10	
8	6	
2	8	
9	7	
2	9	
4	വ	
က	4	
2	3	
-	2	
0	-	
×	>	

FIG. 103


14	6	
13	13.	
12	G I	
=	14	
10	1	
6	10	
8	5	
7	11	
6	12	
5	9	
4	3	
က	8	
2	4	
-	2	
0	-	
ပ	d d	

FIG. 104



돭





M Ω
4 5
8 9
16 17
32 37
64 67
128 131
1256 257
512 521
1024 1031
2048 2053
4096 4099

FIG. 107

0~15 16 0

FÍG. 106

36

얆